$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Rapidly reconfigurable FPGA having a multiple region architecture with reconfiguration caches useable as data RAM

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H03K-019/177
  • H03K-019/173
출원번호 US-0989746 (1997-12-12)
발명자 / 주소
  • New Bernard J.
  • Johnson Robert Anders
  • Wittig Ralph
  • Mohan Sundararajarao
출원인 / 주소
  • Xilinx, Inc.
대리인 / 주소
    Hoffman
인용정보 피인용 횟수 : 234  인용 특허 : 7

초록

A field programmable gate array (FPGA) which includes first and second arrays of configurable logic blocks, and first and second configuration cache memories coupled to the first and second arrays of configurable logic blocks, respectively. The first configuration cache memory array can either store

대표청구항

[ We claim:] [1.] A field programmable gate array (FPGA) comprising:a first array of configurable logic blocks having a corresponding first set of configuration memory cells;a first configuration cache memory array coupled to the first array of configurable logic blocks, wherein the first configurat

이 특허에 인용된 특허 (7)

  1. Freeman ; deceased Ross H. (late of San Jose CA by Dennis Hersey ; executor), Configurable electrical circuit having configurable logic elements and configurable interconnects.
  2. Trimberger Stephen M., Configurable electronic device which is compatible with a configuration bitstream of a prior generation configurable ele.
  3. Trimberger Stephen M. (San Jose CA) Carberry Richard A. (Los Gatos CA) Johnson Robert A. (San Jose CA) Wong Jennifer (Fremont CA), Configuration modes for a time multiplexed programmable logic device.
  4. Kean Thomas A.,GB6, Embedded memory for field programmable gate array.
  5. Ong Randy T. (Cupertino CA), Programmable logic device which stores more than one configuration and means for switching configurations.
  6. Kean Thomas A.,GB6, Programmable switch for FPGA input/output signals.
  7. Freidin Philip M., Virtual high density programmable integrated circuit having addressable shared memory cells.

이 특허를 인용한 특허 (234)

  1. Ramchandran, Amit, Adaptable datapath for a digital processing system.
  2. Ramchandran, Amit, Adaptable datapath for a digital processing system.
  3. Ramchandran, Amit, Adaptable datapath for a digital processing system.
  4. Ramchandran, Amit, Adaptable datapath for a digital processing system.
  5. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter J., Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
  6. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter J., Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
  7. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James, Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
  8. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James, Adaptive integrated circuitry with heterogenous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
  9. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James, Adaptive processor for performing an operation with simple and complex units each comprising configurably interconnected heterogeneous elements.
  10. Starr, Gregory W.; Chang, Wanli, Analog implementation of spread spectrum frequency modulation in a programmable phase locked loop (PLL) system.
  11. Master, Paul L.; Uvacek, Bohumir, Apparatus and method for adaptive multimedia reception and transmission in communication environments.
  12. Anderson, Howard C.; Bersch, Danny Austin; Macbeth, Ian Craig; Schene, Christopher Robin; Streit, Timothy James, Apparatus for programming a programmable device, and method.
  13. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements.
  14. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements.
  15. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements.
  16. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, system and method for configuration of adaptive integrated circuitry having fixed, application specific computational elements.
  17. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, system and method for configuration of adaptive integrated circuitry having heterogeneous computational elements.
  18. Young, Steven P.; Bauer, Trevor J., Architecture and method for partially reconfiguring an FPGA.
  19. Madurawe, Raminda U.; White, Thomas H., Automated metal pattern generation for integrated circuits.
  20. Redgrave, Jason; Schmit, Herman, Barrel shifter implemented on a configurable integrated circuit.
  21. Schmit,Herman; Redgrave,Jason, Clock distribution in a configurable IC.
  22. Schmit,Herman; Redgrave,Jason, Clock distribution in a configurable IC.
  23. Heidari, Ghobad; Chang, Kuor Hsin; Master, Paul L.; Hogenauer, Eugene B.; Scheuermann, Walter James, Communications module, device, and method for implementing a system acquisition function.
  24. Roberts, David A., Computer architecture using rapidly reconfigurable circuits and high-bandwidth memory interfaces.
  25. Rohe,Andre; Teig,Steven, Concurrent optimization of physical design and operational cycle assignment.
  26. Schmit, Herman; Huang, Randy Renfu, Configurable IC having a routing fabric with storage elements.
  27. Teig, Steven, Configurable IC having a routing fabric with storage elements.
  28. Teig, Steven; Schmit, Herman; Huang, Randy Renfu, Configurable IC having a routing fabric with storage elements.
  29. Teig, Steven; Schmit, Herman; Redgrave, Jason, Configurable IC having a routing fabric with storage elements.
  30. Schmit, Herman; Teig, Steven; Hutchings, Brad; Huang, Randy Renfu; Redgrave, Jason, Configurable IC with configurable routing resources that have asymmetric input and/or outputs.
  31. Schmit, Herman; Teig, Steven; Hutchings, Brad; Huang, Randy Renfu; Redgrave, Jason, Configurable IC with configuration logic resources that have asymmetric inputs and/or outputs.
  32. Teig, Steven; Redgrave, Jason, Configurable IC with error detection and correction circuitry.
  33. Teig, Steven; Schmit, Herman; Redgrave, Jason; Chandra, Vikas, Configurable IC with interconnect circuits that also perform storage operations.
  34. Teig,Steven; Schmit,Herman; Redgrave,Jason; Chandra,Vikas, Configurable IC with interconnect circuits that also perform storage operations.
  35. Hutchings,Brad; Schmit,Herman; Teig,Steven, Configurable IC with interconnect circuits that have select lines driven by user signals.
  36. Schmit, Herman; Redgrave, Jason, Configurable IC with large carry chains.
  37. Schmit, Herman; Teig, Steven; Hutchings, Brad; Huang, Randy Renfu, Configurable IC with logic resources with offset connections.
  38. Schmit, Herman; Teig, Steven; Hutchings, Brad; Huang, Randy Renfu, Configurable IC with routing circuits with offset connections.
  39. Schmit,Herman; Teig,Steven; Hutchings,Brad; Huang,Randy Renfu, Configurable IC with routing circuits with offset connections.
  40. Redgrave, Jason; Schmit, Herman; Teig, Steven; Hutchings, Brad L.; Huang, Randy R., Configurable IC'S with large carry chains.
  41. Schmit,Herman; Teig,Steven; Hutchings,Brad; Huang,Randy Renfu; Redgrave,Jason, Configurable IC's with configurable logic resources that have asymetric inputs and/or outputs.
  42. Teig, Steven; Redgrave, Jason, Configurable IC's with dual carry chains.
  43. Schmit, Herman; Redgrave, Jason, Configurable IC's with large carry chains.
  44. Schmit,Herman; Teig,Steven; Hutchings,Brad; Huang,Randy Renfu, Configurable IC's with logic resources with offset connections.
  45. Teig, Steven; Caldwell, Andrew; Redgrave, Jason, Configurable ICs that conditionally transition through configuration data sets.
  46. Schmit, Herman; Butts, Michael; Hutchings, Brad L.; Teig, Steven, Configurable circuits, IC's and systems.
  47. Schmit, Herman; Butts, Michael; Hutchings, Brad L.; Teig, Steven, Configurable circuits, IC's, and systems.
  48. Schmit, Herman; Butts, Michael; Hutchings, Brad L.; Teig, Steven, Configurable circuits, IC's, and systems.
  49. Schmit, Herman; Butts, Michael; Hutchings, Brad L.; Teig, Steven, Configurable circuits, IC's, and systems.
  50. Schmit,Herman; Butts,Michael; Hutchings,Brad L.; Teig,Steven, Configurable circuits, IC's, and systems.
  51. Schmit,Herman; Butts,Michael; Hutchings,Brad L.; Teig,Steven, Configurable circuits, IC's, and systems.
  52. Schmit,Herman; Butts,Michael; Hutchings,Brad L.; Teig,Steven, Configurable circuits, IC's, and systems.
  53. Schmit,Herman; Butts,Michael; Hutchings,Brad L.; Teig,Steven, Configurable circuits, IC's, and systems.
  54. Schmit,Herman; Butts,Michael; Hutchings,Brad L.; Teig,Steven, Configurable circuits, IC's, and systems.
  55. Master, Paul L.; Watson, John, Configurable hardware based digital imaging apparatus.
  56. Schmit, Herman; Caldwell, Andrew; Teig, Steven, Configurable integrated circuit with a 4-to-1 multiplexer.
  57. Rohe, Andre; Teig, Steven, Configurable integrated circuit with built-in turns.
  58. Rohe, Andre; Teig, Steven, Configurable integrated circuit with built-in turns.
  59. Rohe,Andre; Teig,Steven, Configurable integrated circuit with built-in turns.
  60. Rohe, Andre; Teig, Steven, Configurable integrated circuit with different connection schemes.
  61. Rohe,Andre; Teig,Steven, Configurable integrated circuit with different connection schemes.
  62. Teig, Steven; Redgrave, Jason; Horel, Timothy, Configurable integrated circuit with error correcting circuitry.
  63. Rohe,Andre; Teig,Steven, Configurable integrated circuit with offset connection.
  64. Rohe,Andre; Teig,Steven, Configurable integrated circuit with offset connections.
  65. Schmit,Herman; Teig,Steven; Hutchings,Brad, Configurable integrated circuit with parallel non-neighboring offset connections.
  66. Schmit,Herman; Teig,Steven, Configurable logic circuits with commutative properties.
  67. Schmit,Herman; Teig,Steven, Configurable logic circuits with commutative properties.
  68. Teig, Steven; Ebeling, Christopher D.; Voogel, Martin; Caldwell, Andrew, Configurable storage elements.
  69. Voogel, Martin; Teig, Steven; Chanack, Thomas S.; Caldwell, Andrew; Ko, Jung; Chandler, Trevis, Configurable storage elements.
  70. Voogel, Martin; Teig, Steven; Chanack, Thomas S.; Caldwell, Andrew; Ko, Jung; Chandler, Trevis, Configurable storage elements.
  71. Schultz David P. ; Hung Lawrence C. ; Goetting F. Erich, Configuration bus interface circuit for FPGAS.
  72. David P. Schultz ; Lawrence C. Hung ; F. Erich Goetting, Configuration bus interface circuit for FPGAs.
  73. Chandler, Trevis; Redgrave, Jason; Voogel, Martin, Configuration context switcher.
  74. Chandler, Trevis; Redgrave, Jason; Voogel, Martin, Configuration context switcher.
  75. Chandler, Trevis; Entjer, Joe; Voogel, Martin; Redgrave, Jason, Configuration context switcher with a clocked storage element.
  76. Chandler, Trevis; Entjer, Joe; Voogel, Martin; Redgrave, Jason, Configuration context switcher with a clocked storage element.
  77. Voogel, Martin; Redgrave, Jason; Chandler, Trevis, Configuration context switcher with a latch.
  78. Voogel, Martin; Redgrave, Jason; Chandler, Trevis, Configuration context switcher with a latch.
  79. Guzman, Mario; Lane, Christopher; Lee, Andy; Ngo, Ninh, Configuration shift register.
  80. Guzman,Mario; Lane,Chris; Lee,Andy L.; Ngo,Ninh, Configuration shift register.
  81. Hanrahan Shaila ; Phillips Christopher E., Configuration state memory for functional blocks on a reconfigurable chip.
  82. Miller, Marc; Reaves, Jimmy Lee, Content addressable memory in integrated circuit.
  83. Scheuermann, W. James; Hogenauer, Eugene B., Control node for multi-core system.
  84. Ebeling, Christopher D.; Chandler, Trevis, Delaying start of user design execution.
  85. Schmit, Herman; Redgrave, Jason, Embedding memory between tile arrangement of a configurable IC.
  86. Schmit,Herman; Redgrave,Jason, Embedding memory between tile arrangement of a configurable IC.
  87. Schmit,Herman; Redgrave,Jason, Embedding memory within tile arrangement of a configurable IC.
  88. Schmit, Herman; Redgrave, Jason, Embedding memory within tile arrangement of an integrated circuit.
  89. Furtek, Frederick Curtis; Master, Paul L., External memory controller.
  90. Furtek, Frederick Curtis; Master, Paul L., External memory controller node.
  91. Furtek, Fredrick Curtis; Master, Paul L., External memory controller node.
  92. Furtek, Fredrick Curtis; Master, Paul L., External memory controller node.
  93. Scheuermann,Walter James, Hardware implementation of the secure hash standard.
  94. Scheuermann, W. James; Hogenauer, Eugene B., Hardware task manager.
  95. Scheuermann, W. James; Hogenauer, Eugene B., Hardware task manager.
  96. Scheuermann, W. James; Hogenauer, Eugene B., Hardware task manager.
  97. Scheuermann, W. James; Hogenauer, Eugene B., Hardware task manager.
  98. Stephen L. Wasson, Heterogeneous programmable gate array.
  99. Phillips,Christopher E.; Wong,Dale, Hierarchical storage architecture for reconfigurable logic configurations.
  100. Hutchings, Brad; Schmit, Herman; Teig, Steven, Hybrid configurable circuit for a configurable IC.
  101. Hutchings,Brad; Schmit,Herman; Teig,Steven, Hybrid configurable circuit for a configurable IC.
  102. Pugh,Daniel J.; Caldwell,Andrew, Hybrid interconnect/logic circuits enabling efficient replication of a function in several sub-cycles to save logic and routing resources.
  103. Hutchings,Brad; Schmit,Herman; Redgrave,Jason, Hybrid logic/interconnect circuit in a configurable IC.
  104. Pugh, Daniel J.; Caldwell, Andrew, IC that efficiently replicates a function to save logic and routing resources.
  105. Ebeling, Christopher D.; Wrighton, Michael Glenn; Caldwell, Andrew; Townley, Kent, Implementation of related clocks.
  106. Sambhwani, Sharad; Heidari, Ghobad, Low I/O bandwidth method and system for implementing detection and identification of scrambling codes.
  107. Sambhwani, Sharad; Heidari, Ghobad, Low I/O bandwidth method and system for implementing detection and identification of scrambling codes.
  108. Sambhwani,Sharad; Heidari,Ghobad, Low I/O bandwidth method and system for implementing detection and identification of scrambling codes.
  109. Nishihara, Yoshio; Sato, Yoshihide; Yamada, Norikazu; Satonaga, Tetsuichi, METHOD PROGRAMMABLE LOGIC DEVICE, INFORMATION PROCESSING SYSTEM AND METHOD OF RECONFIGURING CIRCUIT FOR SEQUENTIALLY PROCESSING DATA IN BLOCKS AND TEMPORARILY STORING DATA PROCESSED UNTIL NEXT CONFIG.
  110. Redgrave, Jason; Schmit, Herman, Method and apparatus for accessing contents of memory cells.
  111. Redgrave, Jason, Method and apparatus for accessing stored data in a reconfigurable IC.
  112. Redgrave,Jason, Method and apparatus for accessing stored data in a reconfigurable IC.
  113. Caldwell, Andrew; Schmit, Herman; Teig, Steven, Method and apparatus for decomposing functions in a configurable IC.
  114. Caldwell, Andrew; Schmit, Herman; Teig, Steven, Method and apparatus for decomposing functions in a configurable IC.
  115. Caldwell, Andrew; Teig, Steven, Method and apparatus for function decomposition.
  116. Rohe, Andre; Teig, Steven, Method and apparatus for identifying connections between configurable nodes in a configurable integrated circuit.
  117. Rohe, Andre; Teig, Steven, Method and apparatus for identifying connections between configurable nodes in a configurable integrated circuit.
  118. Rohe,Andre; Teig,Steven, Method and apparatus for identifying connections between configurable nodes in a configurable integrated circuit.
  119. Redgrave, Jason; Caldwell, Andrew; Teig, Steven, Method and apparatus for performing an operation with a plurality of sub-operations in a configurable IC.
  120. Redgrave, Jason; Hutchings, Brad; Schmit, Herman; Teig, Steven, Method and apparatus for performing shifting in an integrated circuit.
  121. Pugh, Daniel J., Method and apparatus for performing two's complement multiplication.
  122. Jung-Cheun Lien ; Sheng Feng ; Chung-yuan Sun ; Eddy Chieh Huang, Method and apparatus for storing a validation number in a field-programmable gate array.
  123. Sun, Chung; Huang, Eddy C., Method and apparatus of memory clearing with monitoring RAM memory cells in a field programmable gated array.
  124. Sun,Chung; Huang,Eddy C., Method and apparatus of memory clearing with monitoring RAM memory cells in a field programmable gated array.
  125. Sun,Chung; Huang,Eddy C., Method and apparatus of memory clearing with monitoring RAM memory cells in a field programmable gated array.
  126. Sun, Chung; Huang, Eddy C., Method and apparatus of memory clearing with monitoring memory cells.
  127. Schultz David P. ; Young Steven P. ; Hung Lawrence C., Method and structure for reading, modifying and writing selected configuration memory cells of an FPGA.
  128. Master, Paul L., Method and system for achieving individualized protected space in an operating system.
  129. Master, Paul L., Method and system for creating and programming an adaptive computing engine.
  130. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
  131. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
  132. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
  133. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
  134. Scheuermann, W. James, Method and system for reconfigurable channel coding.
  135. Scheuermann, W. James, Method and system for reconfigurable channel coding.
  136. Scheuermann, W. James, Method and system for reconfigurable channel coding.
  137. Scheuermann, W. James, Method and system for reconfigurable channel coding.
  138. Keller,Eric R.; James Roxby,Philip B., Method of and apparatus for enabling a hardware module to interact with a data structure.
  139. Schmit, Herman; Butts, Michael; Hutchings, Brad L.; Teig, Steven, Method of mapping a user design defined for a user design cycle to an IC with multiple sub-cycle reconfigurable circuits.
  140. Master,Paul L.; Hogenauer,Eugene; Wu,Bicheng William; Chuang,Dan MingLun; Freeman Benson,Bjorn, Method, system and program for developing and scheduling adaptive integrated circuity and corresponding control or configuration information.
  141. Langton, Philip Sydney, Methods, apparatuses, and products for a secure circuit.
  142. New, Bernard J., Multi-chip programmable logic device having configurable logic circuitry and configuration data storage on different dice.
  143. Schmit, Herman; Butts, Michael; Hutchings, Brad L.; Teig, Steven, Non-sequentially configurable IC.
  144. Schmit, Herman; Butts, Michael; Hutchings, Brad L.; Teig, Steven, Non-sequentially configurable IC.
  145. Schmit, Herman; Butts, Michael; Hutchings, Brad L.; Teig, Steven, Non-sequentially configurable IC.
  146. Schmit,Herman; Butts,Michael; Hutchings,Brad L.; Teig,Steven, Non-sequentially configurable IC.
  147. Rohe, Andre; Teig, Steven, Operational cycle assignment in a configurable IC.
  148. Rohe, Andre; Teig, Steven, Operational cycle assignment in a configurable IC.
  149. Rohe, Andre; Teig, Steven, Operational cycle assignment in a configurable IC.
  150. Rohe, Andre; Teig, Steven, Operational cycle assignment in a configurable IC.
  151. Rohe,Andre; Teig,Steven, Operational cycle assignment in a configurable IC.
  152. Rohe, Andre; Teig, Steven; Schmit, Herman; Redgrave, Jason; Caldwell, Andrew, Operational time extension.
  153. Rohe, Andre; Teig, Steven; Schmit, Herman; Redgrave, Jason; Caldwell, Andrew, Operational time extension.
  154. Rohe,Andre; Teig,Steven; Schmit,Herman; Redgrave,Jason; Caldwell,Andrew, Operational time extension.
  155. Starr, Greg, PLL/DLL circuitry programmable for high bandwidth and low bandwidth applications.
  156. Starr, Greg, PLL/DLL circuitry programmable for high bandwidth and low bandwidth applications.
  157. Starr,Greg, PLL/DLL circuitry programmable for high bandwidth and low bandwidth applications.
  158. Madurawe, Raminda Udaya, Pads and pin-outs in three dimensional integrated circuits.
  159. Madurawe, Raminda Udaya, Pads and pin-outs in three dimensional integrated circuits.
  160. Madurawe, Raminda Udaya, Pads and pin-outs in three dimensional integrated circuits.
  161. Madurawe, Raminda Udaya, Pads and pin-outs in three dimensional integrated circuits.
  162. Dangat, Harish, Parallel configuration method and/or architecture for PLDs or FPGAs.
  163. Pedersen, Bruce B., Partially reconfigurable memory cell arrays.
  164. Pugh, Daniel J.; Redgrave, Jason; Caldwell, Andrew, Performing mathematical and logical operations in multiple sub-cycles.
  165. Starr,Gregory W.; Chang,Richard Yen Hsiang; Aung,Edward P., Phase locked loop (PLL) and delay locked loop (DLL) counter and delay element programming in user mode.
  166. Master, Paul L., Profiling of software and circuit designs utilizing data operation analyses.
  167. Ward, Derek, Programmable controller for use with monitoring device.
  168. Chang, Wanli; Starr, Gregory W., Programmable current reference circuit.
  169. Siemers,Christian, Programmable logic device.
  170. Jefferson David E. ; McClintock Cameron ; Schleicher James ; Lee Andy L. ; Mejia Manuel ; Pedersen Bruce B. ; Lane Christopher F. ; Cliff Richard G. ; Reddy Srinivas T., Programmable logic device architecture with super-regions having logic regions and a memory region.
  171. Jefferson, David E.; McClintock, Cameron; Schleicher, James; Lee, Andy L.; Mejia, Manuel; Pedersen, Bruce B.; Lane, Christopher F.; Cliff, Richard G.; Reddy, Srinivas T., Programmable logic device architectures with super-regions having logic regions and a memory region.
  172. David E. Jefferson ; Cameron McClintock ; James Schleicher ; Andy L. Lee ; Manuel Mejia ; Bruce B. Pederson ; Christopher F. Lane ; Richard G. Cliff ; Srinivas T. Reddy, Programmable logic device architectures with super-regions having logic regions and memory region.
  173. Kaptanoglu, Sinan; Hutton, Michael D.; Schleicher, James, Programmable logic devices with bidirect ional cascades.
  174. Beat, Robert Charles, Programmable logic fabric.
  175. Starr, Gregory W.; Chang, Wanli, Programmable loop bandwidth in phase locked loop (PLL) circuit.
  176. Madurawe, Raminda Udaya, Programmable structured arrays.
  177. Madurawe, Raminda Udaya, Programmable structured arrays.
  178. Voogel, Martin; Redgrave, Jason; Chandler, Trevis, Reading configuration data from internal storage node of configuration storage circuit.
  179. Kim, Ho-jung; Shin, Jae-kwang; Choi, Hyun-sik; Jeong, Hyun-su, Real time reconfigurable logic device and semiconductor package having the same.
  180. Teig, Steven; Schmit, Herman; Redgrave, Jason, Reconfigurable IC that has sections running at different looperness.
  181. Teig,Steven; Schmit,Herman; Redgrave,Jason, Reconfigurable IC that has sections running at different looperness.
  182. Teig, Steven; Schmit, Herman; Redgrave, Jason, Reconfigurable IC that has sections running at different reconfiguration rates.
  183. Teig, Steven; Schmit, Herman; Redgrave, Jason, Reconfigurable IC that has sections running at different reconfiguration rates.
  184. Teig,Steven; Schmit,Herman; Redgrave,Jason, Reconfigurable IC that has sections running at different reconfiguration rates.
  185. Caldwell,Andrew; Redgrave,Jason, Replacing circuit design elements with their equivalents.
  186. Weber, Scott J.; Ebeling, Christopher D.; Caldwell, Andrew; Teig, Steven; Callahan, Timothy J.; Nguyen, Hung Q.; Sun, Shangzhi; Yeole, Shilpa V., Rescaling.
  187. Weber, Scott J.; Ebeling, Christopher D.; Caldwell, Andrew; Teig, Steven; Callahan, Timothy J.; Nguyen, Hung Q.; Sun, Shangzhi; Yeole, Shilpa V., Rescaling.
  188. Hutchings,Brad; Redgrave,Jason; Khubchandani,Teju; Schmit,Herman; Teig,Steven, Runtime loading of configuration data in a configurable IC.
  189. Jenkins, IV,Jesse H., Segmented configuration of programmable logic devices.
  190. Caldwell, Andrew; Teig, Steven, Sequential delay analysis by placement engines.
  191. Rao, Hari; Nousias, Ioannis; Khawam, Sami, Serial configuration of a reconfigurable instruction cell array.
  192. Master,Paul L.; Watson,John, Storage and delivery of device features.
  193. Redgrave, Jason, Storage elements for a configurable IC and method and apparatus for accessing data stored in the storage elements.
  194. Redgrave, Jason, Storage elements for a configurable IC and method and apparatus for accessing data stored in the storage elements.
  195. Redgrave, Jason, Storage elements for a configurable IC and method and apparatus for accessing data stored in the storage elements.
  196. Redgrave, Jason, Storage elements for a configurable IC and method and apparatus for accessing data stored in the storage elements.
  197. Redgrave, Jason, Storage elements for a configurable IC and method and apparatus for accessing data stored in the storage elements.
  198. Redgrave,Jason, Storage elements for a configurable IC and method and apparatus for accessing data stored in the storage elements.
  199. Redgrave,Jason; Hutchings,Brad; Schmit,Herman; Teig,Steven, Sub-cycle configurable hybrid logic/interconnect circuit.
  200. Bersch,Danny Austin; Macbeth,Ian Craig; Anderson,Howard C.; Nottingham,Brian Eugene; Giles,Troy Franklin; Streit,Timothy James, System and method for configuring analog elements in a configurable hardware device.
  201. Schmit, Herman; Caldwell, Andrew; Hutchings, Brad; Redgrave, Jason; Teig, Steven, System and method for providing a virtual memory architecture narrower and deeper than a physical memory architecture.
  202. Schmit, Herman; Caldwell, Andrew; Hutchings, Brad; Redgrave, Jason; Teig, Steven, System and method for providing a virtual memory architecture narrower and deeper than a physical memory architecture.
  203. Schmit, Herman; Teig, Steven; Hutchings, Brad, System and method for providing more logical memory ports than physical memory ports.
  204. Schmit, Herman; Teig, Steven; Hutchings, Brad, System and method for providing more logical memory ports than physical memory ports.
  205. Huang, Randy R.; Voogel, Martin; Hu, Jingcao; Teig, Steven, System and method for reducing reconfiguration power.
  206. Schmit, Herman; Pugh, Daniel J.; Teig, Steven, System and method of mapping memory blocks in a configurable integrated circuit.
  207. Schmit, Herman; Pugh, Daniel J.; Teig, Steven, System and method of providing a memory hierarchy.
  208. Master, Paul L.; Watson, John, System for adapting device standards after manufacture.
  209. Master, Paul L.; Watson, John, System for authorizing functionality in adaptable hardware devices.
  210. Tracy,Paul; Wright,Adam, System for loading configuration data into a configuration word register by independently loading a plurality of configuration blocks through a plurality of configuration inputs.
  211. Katragadda, Ramana; Spoltore, Paul; Howard, Ric, Task definition for specifying resource requirements.
  212. Madurawe, Raminda Udaya, Three dimensional integrated circuits.
  213. Madurawe, Raminda Udaya, Three dimensional integrated circuits.
  214. Madurawe, Raminda Udaya, Three dimensional integrated circuits.
  215. Madurawe, Raminda Udaya, Three dimensional integrated circuits.
  216. Madurawe, Raminda Udaya, Three dimensional integrated circuits.
  217. Feng, Sheng; Lien, Jung-Cheun; Huang, Eddy C.; Sun, Chung-Yuan; Liu, Tong; Liao, Naihui; Xiong, Weidong, Tileable field-programmable gate array architecture.
  218. Feng,Sheng; Lien,Jung Cheun; Huang,Eddy C.; Sun,Chung Yuan; Liu,Tong; Liao,Naihui; Xiong,Weidong, Tileable field-programmable gate array architecture.
  219. Feng,Sheng; Lien,Jung Cheun; Huang,Eddy C.; Sun,Chung Yuan; Liu,Tong; Liao,Naihui; Xiong,Weidong, Tileable field-programmable gate array architecture.
  220. Feng,Sheng; Lien,Jung Cheun; Huang,Eddy C.; Sun,Chung Yuan; Liu,Tong; Liao,Naihui; Xiong,Weidong, Tileable field-programmable gate array architecture.
  221. Lien, Jung-Cheun; Feng, Sheng; Huang, Eddy C.; Sun, Chung-Yuan; Liu, Tong; Liao, Naihui, Tileable field-programmable gate array architecture.
  222. Madurawe, Raminda, Timing exact design conversions from FPGA to ASIC.
  223. Teig, Steven; Caldwell, Andrew, Timing operations in an IC with configurable circuits.
  224. Pugh, Daniel J.; Schmit, Herman; Redgrave, Jason; Caldwell, Andrew, Use of hybrid interconnect/logic circuits for multiplication.
  225. Redgrave, Jason, User registers implemented with routing circuits in a configurable IC.
  226. Redgrave, Jason, Users registers implemented with routing circuits in a configurable IC.
  227. Schmit,Herman; Redgrave,Jason, Users registers in a reconfigurable IC.
  228. Schmit, Herman; Teig, Steven, VPA interconnect circuit.
  229. Schmit,Herman; Teig,Steven, VPA interconnect circuit.
  230. Schmit,Herman; Teig,Steven, VPA logic circuits.
  231. Schmit,Herman; Teig,Steven, VPA logic circuits.
  232. Hutchings, Brad, Variable width management for a memory of a configurable IC.
  233. Hutchings, Brad, Variable width writing to a memory of an IC.
  234. Roberts, David A.; Kegel, Andrew G.; Mednick, Elliot H., Virtual FPGA management and optimization system.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트