$\require{mediawiki-texvc}$
  • 검색어에 아래의 연산자를 사용하시면 더 정확한 검색결과를 얻을 수 있습니다.
  • 검색연산자
검색연산자 기능 검색시 예
() 우선순위가 가장 높은 연산자 예1) (나노 (기계 | machine))
공백 두 개의 검색어(식)을 모두 포함하고 있는 문서 검색 예1) (나노 기계)
예2) 나노 장영실
| 두 개의 검색어(식) 중 하나 이상 포함하고 있는 문서 검색 예1) (줄기세포 | 면역)
예2) 줄기세포 | 장영실
! NOT 이후에 있는 검색어가 포함된 문서는 제외 예1) (황금 !백금)
예2) !image
* 검색어의 *란에 0개 이상의 임의의 문자가 포함된 문서 검색 예) semi*
"" 따옴표 내의 구문과 완전히 일치하는 문서만 검색 예) "Transform and Quantization"

특허 상세정보

Integrated circuit with field programmable and application specific logic areas

국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판) G06F-007/38    H03K-019/177   
미국특허분류(USC) 32/6039 ; 32/603.9 ; 32/604.0 ; 32/604.1 ; 39/528.4 ; 34/082.583 ; 34/082.587
출원번호 US-0176017 (1998-10-20)
발명자 / 주소
출원인 / 주소
대리인 / 주소
    Young
인용정보 피인용 횟수 : 119  인용 특허 : 6
초록

A heterogeneous integrated circuit device comprising a field programmable gate array (FPGA) programmably connected to a mask-defined application specific logic area (ASLA) on an integrated circuit thus providing a flexible low cost alternative to a homogeneous device of one type or the other. By integrating both on a single monolithic IC, the user benefits from both low cost and flexibility. Routing of signals between gate arrays and between the gate arrays and input/output (I/O) circuits is also implemented as a combination of mask-defined and programma...

대표
청구항

[ What is claimed is:] [1.] A monolithic integrated circuit comprising:an array of field programmable gates selectively interconnected by programmable switch matrices, said gates and said switch matrices being selectively programmable after manufacture in accordance with desired gate functions and connection relationships;an array of mask-defined gates having permanent customized functions and connection relationships;a plurality of externally accessible signal connections coupled to said arrays of programmable gates and mask-defined gates, said external...

이 특허를 인용한 특허 피인용횟수: 119

  1. Ramchandran, Amit. Adaptable datapath for a digital processing system. USP2013028380884.
  2. Ramchandran, Amit. Adaptable datapath for a digital processing system. USP2015049015352.
  3. Ramchandran, Amit. Adaptable datapath for a digital processing system. USP2014048706916.
  4. Ramchandran, Amit. Adaptable datapath for a digital processing system. USP2009107606943.
  5. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter J.. Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2015109164952.
  6. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter J.. Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2013098543795.
  7. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James. Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2013098533431.
  8. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James. Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2011088010593.
  9. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James. Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2011067962716.
  10. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James. Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2004126836839.
  11. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James. Adaptive integrated circuitry with heterogenous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2013098543794.
  12. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James. Adaptive processor for performing an operation with simple and complex units each comprising configurably interconnected heterogeneous elements. USP2013018356161.
  13. Heidari-Bateni, Ghobad; Plunkett, Robert Thomas. Adaptive, multimode rake receiver for dynamic search and multipath reception. USP2003096618434.
  14. Master, Paul L.; Uvacek, Bohumir. Apparatus and method for adaptive multimedia reception and transmission in communication environments. USP2015049002998.
  15. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements. USP2016059330058.
  16. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements. USP2014118880849.
  17. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements. USP2012088250339.
  18. Master,Paul L.; Smith,Stephen J.; Watson,John. Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements. USP2006016986021.
  19. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, system and method for configuration of adaptive integrated circuitry having fixed, application specific computational elements. USP2017039594723.
  20. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, system and method for configuration of adaptive integrated circuitry having heterogeneous computational elements. USP2012078225073.
  21. Chua, Kar Keng; Cheung, Sammy; Phoon, Hee Kong; Tan, Kim Pin; Goay, Wei Lian. Application-specific integrated circuit equivalents of programmable logic and associated methods. USP2011017870513.
  22. Chua, Kar Keng; Cheung, Sammy; Phoon, Hee Kong; Tan, Kim Pin; Goay, Wei Lian. Application-specific integrated circuit equivalents of programmable logic and associated methods. USP2014108863061.
  23. Chua, Kar Keng; Cheung, Sammy; Phoon, Hee Kong; Tan, Kim Pin; Goay, Wei Lian. Application-specific integrated circuit equivalents of programmable logic and associated methods. USP2012108291355.
  24. Chua,Kar Keng; Cheung,Sammy. Application-specific integrated circuit equivalents of programmable logic and associated methods. USP2007077243329.
  25. Moore,Michael T.; Lie,James. Architecture for efficient implementation of serial data communication functions on a programmable logic device (PLD). USP2006047024653.
  26. Hogenauer, Eugene B.. Arithmetic node including general digital signal processing functions for an adaptive computing machine. USP2015028949576.
  27. Howard, Ric; Katragadda, Ramana V.. Asynchronous, independent and multiple process shared memory system in an adaptive computing architecture. USP2009087577799.
  28. de Waal, Abraham B.; Diard, Franck R.. Automatic quality testing of multimedia rendering by software drivers. USP2011077987065.
  29. Heidari, Ghobad; Chang, Kuor Hsin; Master, Paul L.; Hogenauer, Eugene B.; Scheuermann, Walter James. Communications module, device, and method for implementing a system acquisition function. USP2009117620097.
  30. Master, Paul L.; Watson, John. Configurable hardware based digital imaging apparatus. USP2009107609297.
  31. Crabill, Eric J.. Configurable processor system. USP2005076920551.
  32. Steven Paul Winegarden ; Bart Reynolds ; Brian Fox ; Jean-Didier Allegrucci ; Sridhar Krishnamurthy ; Danesh Tavana ; Arye Ziklik ; Andreas Papaliolios ; Stanley S. Yang ; Fung Fung Lee. Configurable processor system unit. USP2002106467009.
  33. Manohararajah, Valavan; Lewis, David. Configuring programmable integrated circuit device resources as processing elements. USP2017019553590.
  34. Rubin, Owen Robert; Murray, Eric; Uhrig, Nalini Praba. Consumer product distribution in the embedded system market. USP2010017644279.
  35. Scheuermann, W. James; Hogenauer, Eugene B.. Control node for multi-core system. USP20190110185502.
  36. Kim,Sang Soo; Oh,Choong Seob; Park,Jin Hyeok; Park,Jin Ho; Kim,Dong Gyu; Park,Yong Eun; Kang,Nam Soo; Lee,Gyu Su. Display panel with signal transmission patterns. USP2006097102631.
  37. Stoica,Adrian; Salazar Lazaro,Carlos Harold. Evolutionary technique for automated synthesis of electronic circuits. USP2007027184943.
  38. Furtek, Frederick Curtis; Master, Paul L.. External memory controller. USP2012098266388.
  39. Furtek, Frederick Curtis; Master, Paul L.. External memory controller node. USP2014078769214.
  40. Furtek, Fredrick Curtis; Master, Paul L.. External memory controller node. USP2011077984247.
  41. Furtek, Fredrick Curtis; Master, Paul L.. External memory controller node. USP2011077979646.
  42. Sun, Albert; Sheu, Eric; Lo, Ying-Che. Four state programmable interconnect device for bus line and I/O pad. USP2003046545504.
  43. Scheuermann,Walter James. Hardware implementation of the secure hash standard. USP2009027489779.
  44. Scheuermann, W. James; Hogenauer, Eugene B.. Hardware task manager. USP2017059665397.
  45. Scheuermann, W. James; Hogenauer, Eugene B.. Hardware task manager. USP2012068200799.
  46. Scheuermann, W. James; Hogenauer, Eugene B.. Hardware task manager. USP2010017653710.
  47. Scheuermann, W. James; Hogenauer, Eugene B.. Hardware task manager. USP2014078782196.
  48. Master,Paul L.; Hogenauer,Eugene; Scheuermann,Walter James. Hierarchical interconnect for configuring separate interconnects for each group of fixed and diverse computational elements. USP2008017325123.
  49. Furtek, Frederick Curtis; Master, Paul L.; Plunkett, Robert Thomas. Input/output controller node in an adaptable computing environment. USP2009117624204.
  50. Bemanian, Majid; Scharf, William D.; Entin, Bruce L.. Integrated circuit having integrated programmable gate array and field programmable gate array, and method of operating the same. USP2005066904586.
  51. Bemanian, Majid; Scharf, William D.. Integrated circuit having integrated programmable gate array and method of operating the same. USP2005086934597.
  52. Chan, Jiunn Wen; Schleicher, II, James G.; Patel, Kamal. Interactive tool for contemporaneous design of integrated circuits having different device packages. USP2012018099694.
  53. Coppola, Alan J.; Stanley, Joel; Wilton, Steven J. E.. Interface scheme for connecting a fixed circuitry block to a programmable logic core. USP2004066747479.
  54. Coppola, Alan J.; Stanley, Joel; Wilton, Steven J. E.. Interface scheme for connecting a fixed circuitry block to a programmable logic core. USP2003116646466.
  55. Heidari-Bateni, Ghobad; Sambhwani, Sharad D.. Internal synchronization control for adaptive integrated circuitry. USP2012108296764.
  56. Kim, Sang-Soo; Oh, Choong-Seob; Park, Jin-Hyeok; Park, Jin-Ho; Kim, Dong-Gyu; Park, Yong-Eun; Kang, Nam-Soo; Lee, Gyu-Su. Liquid crystal display panel with signal transmission patterns. USP2011108031150.
  57. Kim,Sang Soo; Oh,Choong Seob; Park,Jin Hyeok; Park,Jin Ho; Kim,Dong Gyu; Park,Yong Eun; Kang,Nam Soo; Lee,Gyu Su. Liquid crystal display panel with signal transmission patterns. USP2007117295196.
  58. Sambhwani, Sharad; Heidari, Ghobad. Low I/O bandwidth method and system for implementing detection and identification of scrambling codes. USP2013058442096.
  59. Sambhwani, Sharad; Heidari, Ghobad. Low I/O bandwidth method and system for implementing detection and identification of scrambling codes. USP2010027668229.
  60. Sambhwani,Sharad; Heidari,Ghobad. Low I/O bandwidth method and system for implementing detection and identification of scrambling codes. USP2009037512173.
  61. Tan,Kim Pin; Ang,Boon Jin; Ng,Bee Yee. Mask-programmable logic device with building block architecture. USP2006016988258.
  62. Lawson,Jimmy; Karchmer,David; Khalaf,Marwan A. Mask-programmable logic device with programmable portions. USP2008047358766.
  63. Lawson,Jimmy; Karchmer,David; Khalaf,Marwan A.. Mask-programmable logic device with programmable portions. USP2006067064580.
  64. Park, Jonathan. Mask-programmable logic devices with programmable gate array sites. USP2004056742172.
  65. Fogal,Rich; Reynolds,Tracy; Cowles,Timothy. Method and apparatus for circuit completion through the use of ball bonds or other connections during the formation of semiconductor device. USP2006016991970.
  66. Park, Jonathan. Method and apparatus for providing clock/buffer network in mask-programmable logic device. USP2005046886143.
  67. Master, Paul L.. Method and system for achieving individualized protected space in an operating system. USP2010027660984.
  68. Master, Paul L.. Method and system for creating and programming an adaptive computing engine. USP2011017865847.
  69. Allegrucci, Jean-Didier. Method and system for interfacing an integrated circuit to synchronous dynamic memory and static memory. USP2004046721840.
  70. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L.. Method and system for managing hardware resources to implement system functions using an adaptive computing architecture. USP2015059037834.
  71. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L.. Method and system for managing hardware resources to implement system functions using an adaptive computing architecture. USP2016079396161.
  72. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L.. Method and system for managing hardware resources to implement system functions using an adaptive computing architecture. USP2013118589660.
  73. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L.. Method and system for managing hardware resources to implement system functions using an adaptive computing architecture. USP2010077752419.
  74. Scheuermann, W. James. Method and system for reconfigurable channel coding. USP2014078767804.
  75. Scheuermann, W. James. Method and system for reconfigurable channel coding. USP2012088249135.
  76. Scheuermann, W. James. Method and system for reconfigurable channel coding. USP2010107809050.
  77. Scheuermann, W. James. Method and system for reconfigurable channel coding. USP2010107822109.
  78. Master, Paul L.; Scheuermann, W. James. Method and system for reducing the time-to-market concerns for embedded system design. USP2009117620678.
  79. Wilton,Steven J E; Bozman,Kimberly; Kafafi,Noha; Wu,James. Method for constructing an integrated circuit device having fixed and programmable logic portions and programmable logic architecture for use therewith. USP2007087257803.
  80. Wilton,Steven J. E.; Bozman,Kimberly; Kafafi,Noha; Wu,James. Method for constructing an integrated circuit device having fixed and programmable logic portions and programmable logic architecture for use therewith. USP2006016983442.
  81. Perry, Steven; Nixon, Gregor; Kong, Larry; Scott, Alasdair; Hall, Andrew; Wang, Lingli; Dettmar, Chris; Park, Jonathan; Price, Richard. Method for programming a mask-programmable logic device and device so programmed. USP2011088001509.
  82. Perry,Steven; Nixon,Gregor; Kong,Larry; Scott,Alasdair; Hall,Andrew; Wang,Lingli; Dettmar,Chris; Park,Jonathan; Price,Richard. Method for programming a mask-programmable logic device and device so programmed. USP2007107290237.
  83. Tharmalingam,Kumara. Method for programming programmable logic device having specialized functional blocks. USP2006077082592.
  84. Parry, Stuart; Stansfield, Anthony. Method of configuring embedded application-specific functional blocks. USP2011077973554.
  85. Park, Jonathan; Chen, Eugen; Saito, Richard; Wright, Adam; Ratchev, Evgueni. Method of creating a mask-programmed logic device from a pre-existing circuit design. USP2005086938236.
  86. Master,Paul L.; Hogenauer,Eugene; Wu,Bicheng William; Chuang,Dan MingLun; Freeman Benson,Bjorn. Method, system and program for developing and scheduling adaptive integrated circuity and corresponding control or configuration information. USP2009017478031.
  87. Ebeling, W. H. Carl; Hogenauer, Eugene B.. Method, system and software for programming reconfigurable hardware. USP2004056732354.
  88. Yuan,Jinyong; Chua,Kar Keng; Park,Ji. Methods for creating and expanding libraries of structured ASIC logic and other functions. USP2007077246339.
  89. Yuan,Jinyong. Methods for improved structured ASIC design. USP2008057373630.
  90. Schleicher, II,James G.; Karchmer,David. Methods for producing equivalent field-programmable gate arrays and structured application specific integrated circuits. USP2007097275232.
  91. Schleicher, II, James G.; Karchmer, David. Methods for producing equivalent field-programmable gate arrays and structured application-specific integrated circuits. USP2011017877721.
  92. Schleicher, II,James G; Yuan,Jinyong. Methods for producing equivalent logic designs for FPGAs and structured ASIC devices. USP2008047360197.
  93. Pedersen,Bruce; Yuan,Jinyong. Methods for producing mappings of logic suitable for FPGA and structured ASIC implementations. USP2008077406668.
  94. Tan,Kim Pin; Chua,Kar Keng. Methods for producing structured application-specific integrated circuits that are equivalent to field-programmable gate arrays. USP2007077243315.
  95. Park,Ji; Yuan,Jinyong; Chua,Kar Keng; Puchkaryov,Evgenii. Methods for storing and naming static library cells for lookup by logic synthesis and the like. USP2008047363596.
  96. Yuan, Jinyong; Park, Ji. Methods of verifying functional equivalence between FPGA and structured ASIC logic cells. USP2011087992110.
  97. Yuan,Jinyong; Park,Ji. Methods of verifying functional equivalence between FPGA and structured ASIC logic cells. USP2008067386819.
  98. Barry K. Britton ; Ravikumar Charath ; Zheng Chen ; James F. Hoff ; Cort D. Lansenderfer ; Don McCarley ; Richard G. Stuby, Jr. ; Ju-Yuan D. Yang. Multi-master multi-slave system bus in a field programmable gate array (FPGA). USP2002116483342.
  99. Sun, Albert; Sheu, Eric; Lo, Ying-Che. One cell programmable switch using non-volatile cell. USP2004096788111.
  100. Sun, Albert; Sheu, Eric; Lo, Ying-Che. One cell programmable switch using non-volatile cell. USP2003036531887.
  101. Sun, Albert; Sheu, Eric; Lo, Ying-Che. One cell programmable switch using non-volatile cell with unidirectional and bidirectional states. USP2003066577161.
  102. Foo,Loke Yip. Optimizing logic in non-reprogrammable logic devices. USP2006077081772.
  103. van Wageningen,Darren; Wortman,Curt. Output reporting techniques for hard intellectual property blocks. USP2007077242217.
  104. Scheuermann,W. James. Processing architecture for a reconfigurable arithmetic node. USP2008107433909.
  105. Master, Paul L.. Profiling of software and circuit designs utilizing data operation analyses. USP2012098276135.
  106. Lewis,David; Cashman,David. Programmable logic device having logic array block interconnect lines that can interconnect logic elements in different logic blocks. USP2008117456653.
  107. Lewis,David; Cashman,David. Programmable logic device having redundancy with logic element granularity. USP2009037508231.
  108. Master, Paul L.; Murray, Eric; Mehegan, Joseph; Plunkett, Robert Thomas. Secure storage of program code for an embedded system. USP2010097802108.
  109. Kim,Sang Soo; Oh,Choong Seob; Park,Jin Hyeok; Park,Jin Ho; Kim,Dong Gyu; Park,Yong Eun; Kang,Nam Soo; Lee,Gyu Su; Kang,Sin Gu. Signal transmission film and a liquid crystal display panel having the same. USP2008037339568.
  110. Master,Paul L.; Watson,John. Storage and delivery of device features. USP2009027493375.
  111. Park,Jonathan. Switch methodology for mask-programmable logic devices. USP2007017165230.
  112. Jacob,Rojit; Chuang,Dan Minglun. System and method using embedded microprocessor as a node in an adaptable computing machine. USP2009037502915.
  113. Master, Paul L.; Watson, John. System for adapting device standards after manufacture. USP2009107602740.
  114. Master, Paul L.; Watson, John. System for authorizing functionality in adaptable hardware devices. USP201109E042743.
  115. Katragadda, Ramana; Spoltore, Paul; Howard, Ric. Task definition for specifying resource requirements. USP2012018108656.
  116. Camarota,Rafael; Rahim,Irfan; Ang,Boon Jin; Chong,Thow Pang. Techniques for combining volatile and non-volatile programmable logic on an integrated circuit. USP2007077242218.
  117. van Wageningen,Darren; Wortman,Curt; Ang,Boon Jin; Chong,Thow Pang; Mansur,Dan; Burney,Ali. Techniques for optimizing design of a hard intellectual property block for data transmission. USP2008107434192.
  118. van Wageningen,Darren. Techniques for transmitting and receiving SPI4.2 status signals using a hard intellectual property block. USP2008097421522.
  119. Scott,Alasdair; Nixon,Gregor. Timing analysis for programmable logic. USP2007067234125.