$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Method and apparatus for providing coarse and fine tuning control for synthesizing high-frequency signals for wireless communications

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H03L-007/08
출원번호 US-0087290 (1998-05-29)
발명자 / 주소
  • Welland David R.
출원인 / 주소
  • Silicon Laboratories Inc.
대리인 / 주소
    O'Keefe, Egan & Peterman, LLPPeterman
인용정보 피인용 횟수 : 109  인용 특허 : 56

초록

A method and apparatus for synthesizing high-frequency signals is disclosed that overcomes integration problem associated with prior implementations while meeting demanding phase noise and other impurity requirements. In one embodiment, a phase-locked loop (PLL) frequency synthesizer is disclosed ha

대표청구항

[ What is claimed is:] [1.] A method for operating a wireless communication system, comprising:receiving an input signal;generating a mixing signal having a frequency dependent upon a capacitance provided by a first and a second capacitance circuits within a single integrated circuit;tuning the mixi

이 특허에 인용된 특허 (56)

  1. Parker Lanny L. (Mesa AZ), Circuit and method of controlling a VCO with capacitive loads.
  2. Stern Kenneth J. (Austin TX) Sooch Navdeep S. (Austin TX) Hein Jerrell P. (West Lawn PA), Clock multiplier/jitter attenuator.
  3. Koslov Vitali Ivanovich,UAX ITX 254215, Digital PLL frequency synthesizer.
  4. Parker Lanny L. (Mesa AZ) Atriss Ahmad H. (Chandler AZ) Peterson Benjamin C. (Tempe AZ), Digital controlled oscillator and method thereof.
  5. Takahashi Chusei,JPX ; Katsuyama Tsutomu,JPX, Digital-analog shared circuit in dual mode radio equipment.
  6. Shirakawa Hiroshi,JPX ; Tomida Takashi,JPX, Double super-heterodyne receiver with low-pass and high-pass filters controlled by respective switching devices.
  7. Tsai Li Ching (Ft. Collins CO) Wallace Hugh S. C. (Ft. Collins CO), Dual adjust current controlled phase locked loop.
  8. Sakakura Makoto,JPX ; Miyoshi Hisanaga,JPX ; Hashimoto Kouji,JPX ; Fuse Nobuo,JPX ; Kosugi Hiroaki,JPX ; Ishida Kaoru,JPX, Dual band oscillator circuit using strip line resonators.
  9. Reeser Glen O. ; Khuon Lunal, Dual frequency voltage controlled oscillator.
  10. Moyer Todd K. (Wilsonville OR) Clementi Daniel M. (Doylestown PA), Enchanced stability voltage controlled RC oscillator.
  11. Pace Gary Lee ; Grandfield Walter ; Tan Wei Len,SGX, Feed-forward RSSI assisted radio frequency amplifier power control.
  12. Anderson William D. (Indianapolis IN), Filter switching arrangement for a tuner.
  13. Attenborough Colin (Cambridgeshire GB2), Fractional N frequency synthesizer with modulation compensation.
  14. Jackson Thomas (Hanwell GBX), Fractional N synthesizer.
  15. Gaskell Philip S. (Little Shelford GBX) King Nigel J. R. (South Brent GBX) Breakenridge Eric (Alloa GBX) Ball Michael J. (Bishops Stortford GBX), Fractional-N frequency synthesizer using delta-sigma modulator in divider control circuit.
  16. Freeburg Thomas A. ; Ley John ; Pearce Anne M. ; Schulz Gary ; Odlyzko Paul, Frequency locked-loop using a microcontroller as a comparator.
  17. Nakagawa Jun\ichi (Tokorozawa JPX) Kokubo Masaru (Hachioji JPX) Kurosawa Michiaki (Nakaminato JPX), Frequency synthesizer.
  18. Schumacher, Friedrich, Frequency synthesizer.
  19. Kamitani, Toshiki, Frequency synthesizer allowing rapid frequency switching.
  20. Tolson Nigel,GBX ; Clark Justin,GBX, Frequency synthesizer having a speed-up circuit.
  21. Kingsbury Nicholas G. (Portsmouth GB2), Frequency synthesizer with fractional division ratio and jitter compensation.
  22. Benson James A. (Huntingdon Valley PA), High speed frequency agile FSK modulator.
  23. Alm ; Jr. ; Benjamin C. ; Hopwood ; Francis W. ; Jelen ; Robert A. ; Muh lbaier ; John P. ; Wright ; Jr. ; Joseph F., High speed phase lock control for frequency switching.
  24. Davis Walter L. (Coral Springs FL), Low voltage and low power frequency synthesizer.
  25. Martin Frederick L. (Plantation FL) Carralero Cesar W. (Hialeah FL), Method and apparatus for controlling a voltage controlled oscillator tuning range in a frequency synthesizer.
  26. Bell Robert K. (Lynchburg VA), Multi-function modulation and center frequency control port for voltage controlled oscillator.
  27. Hietala Alexander W. (Palatine IL) Rabe Duane C. (Rolling Meadows IL), Multiaccumulator sigma-delta fractional-N synthesis.
  28. Kiser Joseph H., Orthogonally mounted substrate based resonators.
  29. Namura Yasuaki,JPX ; Fukuda Hideyuki,JPX, Oscillator circuit with first and second frequency control elements.
  30. Rousselin Samuel,FRX, Oscillator having correction element switchable by a fuse.
  31. Inoue Atsushi (Kyoto JPX) Hata Toshio (Kyoto JPX) Tamakoshi Osamu (Kyoto JPX) Komaki Takayasu (Kyoto JPX), PLL circuit.
  32. Hopwood Francis W. (Severna Park MD) Staley Lester K. (Baltimore MD), Phase lock loop for a voltage controlled oscillator.
  33. Shepherd Wayne P. (Sunrise FL), Phase locked loop.
  34. King Nigel J. R. (Wokingham GB2), Phase locked loop variable frequency generator.
  35. Knierim David L. (Wilsonville OR), Phase locked loop with reduced phase noise.
  36. Fujii Takashi (Tokyo JPX), Phase-locked loop.
  37. Ishigaki Yukinobu (Machide JPX), Phase-locked loop circuit.
  38. Kumagai Morio (Tokyo JPX), Phase-locked loop circuit for use in synthesizer tuner and synthesizer tuner incorporating same.
  39. Goldberg Bar-Giora (San Diego CA), Programmable fractional-N frequency synthesizer.
  40. Leblebicioglu Hakan (Northport NY), Programmable phase locked loop circuit and method of programming same.
  41. Kostelnik Matthew M. ; Pietruszynski David M., System and method for improving the regulation of a supply voltage for a controllable oscillator using feed forward cont.
  42. Rotzoll Robert R. (Allen TX) Prakash Jaideep (Dallas TX), System and method for phase lock loop gain stabilization.
  43. Prakash Jaideep (Dallas TX) Rotzoll Robert Rudolf (Allen TX), System and method for voltage controlled oscillator automatic band selection.
  44. Bizen Tatsuo (Kyoto JPX), VCO and buffer having noise filter on power supply line.
  45. Nanni Peter (Algonquin IL) Mansfield Terry K. (Palatine IL) Walter Peter P. (Schaumburg IL), VCO having tapered or stepped microstrip resonator.
  46. Enderby Ralph T. (Sunrise FL) Ferrer Enrique (Miami FL) Shepherd Wayne P. (Sunrise FL), Varactor tuning circuit having plural selectable bias voltages.
  47. Imamura Yoichi (Suwa JPX), Variable capacitance integrated circuit usable in temperature compensated oscillators.
  48. Kurihara Takenori (Gyoda JPX), Variable frequency synthesizer with reduced phase noise.
  49. Barnett Ronnie D. (Nevada City CA) Parkes Steven M. (Davis CA), Video Difference key generator.
  50. Goma Shinji (Kyoto JPX) Bizen Tatsuo (Kyoto JPX), Volage-controlled oscillation circuit with an impedance element for carrier-to-noise compensation.
  51. Goma Shinji (Komatsu JPX), Voltage control type oscillator.
  52. Rotzoll Robert Rudolf, Voltage controlled oscillator band switching technique.
  53. Suarez Jose I. (Coral Gables FL), Voltage controlled oscillator with current control.
  54. Borras Jaime A. (Hialeah FL) Gonzalez Ruben J. (Miami FL) Smith Daniel M. (Schaumburg IL) Suarez Jose I. (Miami FL) Victor Alan M. (Cooper City FL) Wieczorek Alfred B. (Plantation FL), Voltage converter for a frequency synthesizer.
  55. Goma Shinji (Kyoto JPX), Voltage-controlled oscillator having voltage-sensitive capacitor with bias supply circuit.
  56. Nakano Kazuhiro,JPX, Voltage-controlled variable tuning circuit.

이 특허를 인용한 특허 (109)

  1. Perrott, Michael H., Apparatus and method for decimating a digital input signal.
  2. Gomez,Ramon A., Apparatus and method for phase lock gain control using unit current sources.
  3. Gomez,Ramon A., Apparatus and method for phase lock loop gain control using unit current sources.
  4. Lim,Lysander; Wang,Caiyi; Welland,David R.; Kerth,Donald A.; Behrens,Richard T.; Scott,Jeffrey W.; Vishakhadatta,G. Diwakar; Tuttle,G. Tyson; Srinivasan,Vishnu S., Apparatus and methods for generating radio frequencies in communication circuitry using multiple control signals.
  5. Lim,Lysander; Wang,Caiyi; Welland,David R.; Kerth,Donald A.; Behrens,Richard T.; Scott,Jeffrey W.; Vishakhadatta,G. Diwakar; Tuttle,G. Tyson; Srinivasan,Vishnu S., Apparatus for generating multiple radio frequencies in communication circuitry and associated methods.
  6. Pastorello, Douglas F.; Perrott, Michael H., Auto-detection between referenceless and reference clock mode of operation.
  7. Fan, Yongping; Li, Jing; Young, Ian A., Automatic frequency control architecture with digital temperature compensation.
  8. Alfano, Donald E.; Etter, Brett; Dupuis, Timothy, Bidirectional multiplexed RF isolator.
  9. Adams,Andrew R.; Weste,Neil H., CMOS wireless transceiver with programmable characteristics.
  10. Adams,Andrew R.; Weste,Neil H., CMOS wireless transceiver with programmable characteristics.
  11. Anand,Seema Butala, Calibration circuit for VCO.
  12. Dunworth, Jeremy D.; Walker, Brett C., Calibration techniques for frequency synthesizers.
  13. Dunworth, Jeremy D.; Walker, Brett C., Calibration techniques for frequency synthesizers.
  14. Dong, Zhiwei; Yan, Shouli; Thomsen, Axel; Tang, William W. K.; Leung, Ka Y., Capacitive isolation circuitry.
  15. Dupuis, Timothy; Thomsen, Axel; Dong, Zhiwei; Leung, Ka Y., Capacitive isolator.
  16. Dong, Zhiwei; Leung, Ka Y., Capacitive isolator with schmitt trigger.
  17. Singh, Ranjit; Fouzar, Youcef; Skierszkan, Simon John; Abdel-Maguid, Hazem, Capture range control mechanism for voltage controlled oscillators.
  18. Jordy, George; Blum, Gregory, Circuits, systems, and methods for a voltage controlled oscillator with coarse, fine, and center tuning.
  19. Roithmeier, Andreas, Clock control for data synchronization in varactor arrays.
  20. O'Day, Justin; McCorquodale, Michael Shannon; Pernia, Scott Michael; Nguyen, Nam Duc; Beaudouin, Ralph; Kubba, Sundus, Clock, frequency reference, and other reference signal generator with a controlled quality factor.
  21. McCorquodale, Michael Shannon; Pernia, Scott Michael; Gupta, Vidyabhusan; Gaskin, Nathaniel Charles; Fayyaz, Nader, Clock, frequency reference, and other reference signal generator with frequency stability over temperature variation.
  22. Humphreys,Scott; Bunch,Ryan, Coarse tuning for fractional-N synthesizers.
  23. Humpreys,Scott; Bunch,Ryan, Coarse tuning for fractional-N synthesizers having reduced period comparison error.
  24. Welland, David R.; Wang, Caiyi, Controlled oscillator circuitry for synthesizing high-frequency signals and associated method.
  25. Tsuda, Yuki; Masuoka, Hideaki, Digital PLL circuit and semiconductor integrated circuit.
  26. Huang, Yunteng; Garlepp, Bruno W., Digital expander apparatus and method for generating multiple analog control signals particularly useful for controlling a sub-varactor array of a voltage controlled oscillator.
  27. Huang,Yunteng; Garlepp,Bruno W.; Welland,David R., Digital expander apparatus and method for generating multiple analog control signals particularly useful for controlling an oscillator.
  28. Huang,Yunteng; Garlepp,Bruno W.; Welland,David R., Digital expander for generating multiple analog control signals particularly useful for controlling an oscillator.
  29. Perrott, Michael H., Digital phase detector circuit and method therefor.
  30. Perrott, Michael H.; Baird, Rex T.; Huang, Yunteng, Digitally-synthesized loop filter circuit particularly useful for a phase locked loop.
  31. Perrott, Michael H.; Baird, Rex T.; Huang, Yunteng, Digitally-synthesized loop filter circuit particularly useful for a phase locked loop.
  32. Perrott, Michael H.; Baird, Rex T.; Huang, Yunteng, Digitally-synthesized loop filter method and circuit particularly useful for a phase locked loop.
  33. Wang, Xudong; Wang, Xiaodong, Dual frequency voltage controlled oscillator circuit.
  34. Das, Tejasvi; Storvik, Alvin C., Dual-input oscillator for redundant phase-locked loop (PLL) operation.
  35. Jou, Chewn-Pu; Kuo, Feng Wei, Electronic device with switched-capacitor tuning and related method.
  36. Jou, Chewn-Pu; Kuo, Feng Wei, Electronic device with switched-capacitor tuning and related method.
  37. Jou, Chewn-Pu; Lu, Ying-Ta; Liao, Hsien-Yuan, Electronic device with switched-capacitor tuning and related method.
  38. Jou, Chewn-Pu; Lu, Ying-Ta; Liao, Hsien-Yuan, Electronic device with switched-capacitor tuning and related method.
  39. Batchelor,Jeffrey S.; Thomsen,Axel, Expanded pull range for a voltage controlled clock synthesizer.
  40. Chien, Hwey-Ching; An, Ping; Soe, Zaw M., Fast coarse tuning control for PLL frequency synthesizer.
  41. Baird,Rex T.; Huang,Yunteng; Perrott,Michael H., Feedback system incorporating slow digital switching for glitch-free state changes.
  42. Baird,Rex T.; Huang,Yunteng; Perrott,Michael H., Feedback system incorporating slow digital switching for glitch-free state changes.
  43. Eklof, Anders, Fractional N synthesizer with reduced fractionalization spurs.
  44. Lim,Lysander; Maligeorgos,James, Frequency modification circuitry for use in radio-frequency communication apparatus and associated methods.
  45. Lim,Lysander, Frequency synthesizer for a wireless communication system.
  46. Walker, William W., Frequency synthesizer tuning.
  47. Welland David R. ; Wang Caiyi, Frequency synthesizer utilizing phase shifted control signals.
  48. Baird, Rex T., Impedance tuning circuit.
  49. Perrott, Michael H.; Hein, Jerrell P.; Baird, Rex T., Integrated circuit incorporating circuitry for determining which of at least two possible frequencies is present on an externally provided reference signal and method therefor.
  50. Koo, Yido; Huh, Hyungki; Lee, Kang Yoon; Lee, Jeong-Woo; Park, Joonbae; Lee, Kyeongho, Integrated circuit package having an inductance loop formed from a multi-loop configuration.
  51. Koo,Yido; Huh,Hyungki; Lee,Kang Yoon; Lee,Jeong Woo; Park,Joonban; Lee,Kyeongho, Integrated circuit package having inductance loop formed from a bridge interconnect.
  52. Pernia, Scott Michael; Cenger, Tunc Mahmut, Integrated circuit systems having processor-controlled clock signal generators therein that support efficient power management.
  53. Callahan, Phil A.; Javed, Ahsan; Dong, Zhiwei; Thomsen, Axel; Alfano, Donald E.; Dupuis, Timothy; Leung, Ka Y., Isolator with complementary configurable memory.
  54. Koo, Yido; Lee, Jeong-Woo; Park, Joonbae; Lee, Kyeongho, LC oscillator with wide tuning range and low phase noise.
  55. Lee, Hui Dong; Kim, Kwi Dong; Kwon, Jong Kee; Kim, Jong Dae, LC voltage-controlled oscillator.
  56. Nguyen, Thinh Cat; Yang, Jeongsik; Brockenbrough, Roger Thomas; Bicakci, Ara; Savla, Anup; Wang, Shen, Low noise and low power voltage-controlled oscillator (VCO) using transconductance (gm) degeneration.
  57. Nguyen, Thinh Cat; Yang, Jeongsik; Brockenbrough, Roger Thomas; Bicakci, Ara; Savla, Anup; Wang, Shen, Low noise and low power voltage-controlled oscillator (VCO) using transconductance (gm) degeneration.
  58. Leung, Ka Y.; Alfano, Donald E.; Bresemann, David P., MCU with integrated voltage isolator and integrated galvanically isolated asynchronous serial data link.
  59. Perrott,Michael, Method and apparatus for acquiring a frequency without a reference clock.
  60. Welland, David R.; Wang, Caiyi, Method and apparatus for adjusting a digital control word to tune synthesized high-frequency signals for wireless communications.
  61. Perrott,Michael H., Method and apparatus for bit error rate detection.
  62. Welland David R., Method and apparatus for generating a discretely variable capacitance for synthesizing high-frequency signals for wireless communications.
  63. Welland, David R., Method and apparatus for generating a variable capacitance for synthesizing high-frequency signals for wireless communications.
  64. Brethour, Vernon R.; Pendergrass, Marcus H.; Confer, Ryan N., Method and apparatus for implementing precision time delays.
  65. Welland David R. ; Wang Caiyi, Method and apparatus for operating a PLL for synthesizing high-frequency signals for wireless communications.
  66. Welland,David R.; Wang,Caiyi, Method and apparatus for operating a PLL for synthesizing high-frequency signals for wireless communications.
  67. Welland,David R.; Wang,Caiyi, Method and apparatus for operating a PLL with a phase detector/sample hold circuit for synthesizing high-frequency signals for wireless communications.
  68. David R. Welland, Method and apparatus for providing coarse and fine tuning control for synthesizing high-frequency signals for wireless communications.
  69. Welland, David R., Method and apparatus for selecting capacitance amounts to vary the output frequency of a controlled oscillator.
  70. David R. Welland, Method and apparatus for synthesizing dual band high-frequency signals for wireless communications.
  71. Welland David R., Method and apparatus for synthesizing dual band high-frequency signals for wireless communications.
  72. Hirano, Shunsuke; Yamada, Ryoichi; Miyahara, Yasunori; Hiraoka, Yukio; Adachi, Hisashi, Method and apparatus for synthesizing high-frequency signals for wireless communications.
  73. Lim, Lysander; Welland, David R.; Pavelka, John B.; Healy, Edmund G., Method and apparatus for synthesizing high-frequency signals for wireless communications.
  74. Welland David R. ; Pavelka John B. ; Healy Edmund G., Method and apparatus for synthesizing high-frequency signals utilizing on-package oscillator circuit inductors.
  75. Balboni, Edmund, Method of modulation gain calibration and system thereof.
  76. Alfano, Donald E.; Etter, Brett; Dupuis, Timothy, Multiplexed RF isolator circuit.
  77. Hein,Jerrell, Narrow band clock multiplier unit.
  78. Dupuis, Timothy, On chip transformer isolator.
  79. Dupuis,Timothy, On chip transformer isolator.
  80. Chen, Juinn-Yan; Cheng, Wei-Kang, PLL frequency synthesizer with multi-curve VCO implementing closed loop curve searching.
  81. Chen, Juinn-Yan; Cheng, Wei-Kang, PLL frequency synthesizer with multi-curve VCO implementing closed loop curve searching using charge pump current modulation.
  82. Chen, Juinn-Yan; Cheng, Wei-Kang, PLL frequency synthesizer with multi-curve VCO implementing closed loop curve searching using charge pump current modulation.
  83. Woo, Sung Hun, PLL having VCO for dividing frequency.
  84. Choi, Yun Young, PLL having a controller for dividing values of a VCO.
  85. Maligeorgos,James; Marques,Augusto M.; Lim,Lysander; Tuttle,G. Tyson; Rafi,Aslamali A.; Paulus,Tod; Uehara,Gregory T.; Scott,Jeffrey W.; Behrens,Richard T.; Kerth,Donald A.; Vishakhadatta,G. Diwakar;, Partitioning of radio-frequency apparatus.
  86. Maligeorgos,James; Marques,Augusto M.; Lim,Lysander; Tuttle,G. Tyson; Rafi,Aslamali A.; Paulus,Tod; Uehara,Gregory T.; Scott,Jeffrey W.; Behrens,Richard T.; Kerth,Donald A.; Vishakhadatta,G. Diwakar;, Partitioning of radio-frequency apparatus.
  87. Welland, David R.; Wang, Caiyi, Phase locked loop circuitry for synthesizing high-frequency signals and associated method.
  88. Balboni, Edmund J., Phase-locked loop filter with out of band rejection in low bandwidth mode.
  89. Richards, James L.; Jett, Preston L.; Fullerton, Larry W.; Larson, Lawrence E.; Rowe, David A., Precision timing generator apparatus and associated methods.
  90. Richards James L. ; Jett Preston ; Fullerton Larry W. ; Larson Lawrence E. ; Rowe David A., Precision timing generator system and method.
  91. Richards, James L; Jett, Preston; Fullerton, Larry W; Larson, Lawrence E; Rowe, David A, Precision timing generator system and method.
  92. Dupuis,Timothy, RF isolator for isolating voltage sensing and gate drivers.
  93. Dupuis,Timothy, RF isolator with differential input/output.
  94. Fu,Zhuo; Eldredge,Adam B., Robust false locking prevention in referenceless frequency acquisition.
  95. Armstrong, William Eddie; McCorquodale, Michael Shannon; Gupta, Vidyabhusan; O'Day, Justin; Fayyaz, Nader; Carichner, Gordon, Semiconductor resonators with electromagnetic and environmental shielding and methods of forming same.
  96. Welland David R. ; Wang Caiyi ; Kerth Donald A., Single integrated circuit phase locked loop for synthesizing high-frequency signals for wireless communications and method for operating same.
  97. Dupuis, Timothy, Spread spectrum isolator.
  98. Dupuis,Timothy, Spread spectrum isolator.
  99. Lee,Kang Yoon; Koo,Yido; Lee,Jeong Woo; Park,Joonbae; Lee,Kyeongho, System and method for tuning a frequency generator using an LC oscillator.
  100. Glenn,Robert C., System to vary capacitance based on a control signal.
  101. Lim,Lysander; Maligeorgos,James, Systems and methods for providing an adjustable reference signal to RF circuitry.
  102. Huang, Yunteng; Baird, Rex T.; Perrott, Michael H., Technique for expanding an input signal.
  103. Dupuis, Timothy, Transformer coils for providing voltage isolation.
  104. Dupuis,Timothy, Transformer isolator for digital power supply.
  105. Harwood, Michael, Use of configurable capacitors to tune a self biased phase locked loop.
  106. Momtaz, Afshin; Hairapetian, Armond, Varactor based differential VCO band switching.
  107. Okanobu, Taiwa, Variable capacitance circuit.
  108. Han,Seon Ho; Han,Jin Ho; Park,Mun Yang, Voltage controlled digital analog oscillator and frequency synthesizer using the same.
  109. Albon, Richard; Johnston, David John, Voltage controlled oscillators.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트