$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Electronic devices with strontium barrier film and process for making same 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-029/26
출원번호 US-0137085 (1998-08-20)
발명자 / 주소
  • Stumborg Michael F.
  • Santiago Francisco
  • Chu Tak Kin
  • Boulais Kevin A.
출원인 / 주소
  • The United States of America as represented by the Secretary of the Navy
대리인 / 주소
    Bechtel, Esq.
인용정보 피인용 횟수 : 6  인용 특허 : 29

초록

A semiconductor device having a barrier film comprising an extremely thin film formed of one or more monolayers each comprised of a two-dimensional array of metal atoms. In one exemplary aspect, the barrier film is used for preventing the diffusion of atoms of another material, such as a copper cond

대표청구항

[ What is claimed is:] [2.] A semiconductor device comprising:a substrate material having a surface;a barrier film on said substrate surface, said barrier film having a layer comprising elemental strontium atoms attached to said surface;a conductor on said barrier film, said conductor having a tende

이 특허에 인용된 특허 (29)

  1. Lim Sheldon C. P. (Sunnyvale CA) Chu Stanley C. (Cupertino CA), Barrier layer enhancement in metallization scheme for semiconductor device fabrication.
  2. Himpsel Franz J. (Mt. Kisco NY), Epitaxy of high TC superconductors on silicon.
  3. Nakamura Takashi (Kyoto JPX), Ferroelectric field effect transistor with fluoride buffer and IV-VI ferroelectric.
  4. Eizenberg Moshe (Kiryat-Ata NJ ILX) Murarka Shyam P. (New Providence NJ), Forming low-resistance contact to silicon.
  5. Heremans Joseph P. (Troy MI) Partin Dale L. (Sterling Heights MI), Hot electron transistors.
  6. Takahasi Tsutomu (Kawasaki JPX) Suyama Takeshi (Kawasaki JPX) Suzuki Satoshi (Yokohama JPX) Abe Isao (Kawasaki JPX) Sueda Akihiro (Yokohama JPX), Insulated-gate type integrated circuit.
  7. Mitchell Douglas G. ; Carney Francis J. ; Woolsey Eric J., Interconnect system and method of fabrication.
  8. Tsang Won-Tien (New Providence NJ), MOS Devices.
  9. Choi Kyeong K. (Ichonshi KRX), Method for fabricating a diffusion barrier metal layer in a semiconductor device.
  10. Kim Jun K. (Seoul KRX) Lee Kyung I. (Seoul KRX), Method for forming a copper metal wiring with aluminum containing oxidation barrier.
  11. Cho Chih-Chen, Method for the growth of epitaxial metal-insulator-metal-semiconductor structures.
  12. Summerfelt Scott R. (Dallas TX) Reid Jason (Pasadena CA) Nicolet Marc (Pasadena CA) Kolawa Elzbieta (Sierra Madre CA), Method of forming conductive noble-metal-insulator-alloy barrier layer for high-dielectric-constant material electrodes.
  13. Nishioka Yasushiro (Tsukuba TX JPX) Summerfelt Scott R. (Dallas TX) Park Kyung-Ho (Tsukuba JPX) Bhattacharya Pijush (Midnapur INX), Method of forming high-dielectric-constant material electrodes comprising sidewall spacers.
  14. Choi Kyeong Keun (Ichonkun KRX), Method of forming metal interconnection layer of semiconductor device.
  15. Morar John F. (Mahopac NY) Tromp Rudolf M. (Mount Kisco NY), Methods for forming epitaxial self-aligned calcium silicide contacts and structures.
  16. Milano, Raymond A., Multilayer modulation doped heterostructure charge coupled device.
  17. Huang Yuan-Chang (Hsin-Chu TWX) Chang Kuang-Hui (Hsin-Chu TWX), Post contact layer etch back process which prevents precipitate formation.
  18. McKee Rodney A. (Kingston TN) Walker Frederick J. (Oak Ridge TN), Process for depositing an oxide epitaxially onto a silicon substrate and structures prepared with the process.
  19. McKee Rodney A. (Kingston TN) Walker Frederick J. (Oak Ridge TN), Process for depositing epitaxial alkaline earth oxide onto a substrate and structures prepared with the process.
  20. Sun Shi-Chung (Taipei TWX) Chiu Hien-Tien (Taipei TWX) Tsai Ming-Hsing (Chiayi TWX), Process for fabricating tantalum nitride diffusion barrier for copper matallization.
  21. Gelatos Avgerinos V. (Austin TX) Fiordalice Robert W. (Austin TX), Process for forming copper interconnect structure.
  22. Santiago Francisco (Elkridge MD) Chu Tak K. (Bethesda MD) Stumborg Michael F. (Bethesda MD), Process for forming epitaxial BaF2 on GaAs.
  23. Santiago Francisco (Elkridge MD) Chu Tak-Kin (Bethesda MD) Stumborg Michael (Rockville MD), Process for forming epitaxial BaF2 on GaAs.
  24. Schacham-Diamand Yosef ; Dubin Valery M. ; Ting Chiu H. ; Zhao Bin ; Vasudev Prahalad K. ; Desilva Melvin, Protected encapsulation of catalytic layer for electroless copper interconnect.
  25. Clark Marion D. (11725 Montana Ave. Los Angeles CA 90049) Anderson C. Lawrence (4409 Henley Ct. Westlake Village CA 91360), Schottky barrier charge coupled device (CCD) manufacture.
  26. Chin Maw-Rong (Huntington Beach CA) Warren Gary (Huntington Beach CA) Liao Kuan-Yang (Laguna Niguel CA), Self-aligned contact diffusion barrier method.
  27. Koubuchi Yasushi (Hitachi JPX) Onuki Jin (Hitachi JPX) Koizumi Masahiro (Hitachi JPX), Semiconductor device.
  28. Lee Sang-in (Suwon KRX), Semiconductor device and method for manufacturing the same.
  29. Dubin Valery M. (Cupertino CA) Schacham-Diamand Yosi (Ithaca NY) Zhao Bin (Irvine CA) Vasudev Prahalad K. (Austin TX) Ting Chiu H. (Saratoga CA), Use of cobalt tungsten phosphide as a barrier material for copper metallization.

이 특허를 인용한 특허 (6)

  1. Hecht,Thomas; Schroeder,Uwe; Seidl,Harald; Gutsche,Martin; Jakschik,Stefan; Kudelka,Stephan; Birner,Albert, Barrier layer and a method for suppressing diffusion processes during the production of semiconductor devices.
  2. Michael F. Stumborg ; Francisco Santiago ; Tak Kin Chu ; Kevin A. Boulais, Electronic devices with a barrier film and process for making same.
  3. Stumborg, Michael F.; Santiago, Francisco; Chu, Tak Kin; Boulais, Kevin A., Electronic devices with cesium barrier film and process for making same.
  4. Tak Kin Chu ; Francisco Santiago ; Kevin A. Boulais, Electronic devices with diffusion barrier and process for making same.
  5. Staub,Ralf; Amon,J��rgen; Urbansky,Norbert, Method for fabricating metallic bit-line contacts.
  6. Chu, Tak Kin; Santiago, Francisco; Boulais, Kevin A., Process for making electronic devices having a monolayer diffusion barrier.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로