$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Tamper-resistant surface mounted raceway cover 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H02G-003/04
출원번호 US-0084751 (1998-05-26)
발명자 / 주소
  • Sutton Neil,CAX
출원인 / 주소
  • The Wiremold Company
대리인 / 주소
    McCormick, Paulding & Huber LLP
인용정보 피인용 횟수 : 38  인용 특허 : 3

초록

Surface mount raceway makes use of a prior art bracket, of the type that normally supports an electrical device plate in the raceway base, to interact with notches provided in flanges of the raceway cover, as well as with marginal edges of the raceway base. The cover cannot be easily removed once th

대표청구항

[ Having thus described my invention, what is claimed is:] [1.] A raceway for wiring and comprising:(a) an elongated raceway base defining at least one channel having opposed sidewalls, said sidewalls having longitudinally extending marginal edges that are spaced from one another to define an elonga

이 특허에 인용된 특허 (3)

  1. Bogiel Steven B. (Schaumburg IL), Modular interchangeable power distribution system.
  2. Benoit Fredrick C. (Corona CA) Cardenas Ruben (Culver City CA) Schmid Daniel (Torrance CA) Wisniewski Joseph M. (Huntington CA), Raceway system for modular wall panels.
  3. Sieckert ; Edgar W. ; Frayseth ; Robert D. ; Breckenridge ; John R., Sealed lay-in conduit duct.

이 특허를 인용한 특허 (38)

  1. Mahan, Justin Michael; Hutchins, Edward A.; Toksvig, Michael J. M., Address independent shader program loading.
  2. McCarthy, Craig; Beeson, Scott, Conduit connector device and conduit system.
  3. Beeson, Scott; McCarthy, Craig, Conduit system and method.
  4. Karandikar, Ashish; Agarwal, Pooja, Configurable SIMD engine with high, low and mixed precision modes.
  5. Karandikar, Ashish; Gadre, Shirish; Gruner, Frederick R.; Sijstermans, Franciscus W., Context switching on a video processor having a scalar execution unit and a vector execution unit.
  6. Vargas,Antonio J.; Milheiro,Joseph A.; Hemingway,Jeffrey, Device bracket for metal raceway and cover plates for use therewith.
  7. McCarthy,Craig; Edwards, legal representative,John; Saunders,G. Bradford; Dunaway, deceased,Stanley, Electromagnetically insulated conduit and system.
  8. Crow, Franklin C.; Sewall, Jeffrey R., Interrupt handling techniques in the rasterizer of a GPU.
  9. Crow, Franklin C.; Sewall, Jeffrey R., Interrupt handling techniques in the rasterizer of a GPU.
  10. Karandikar, Ashish; Gadre, Shirish; Lew, Stephen D., Latency tolerant system for executing video processing operations.
  11. Zhang,Wenlin; Walter,Joe, Long duration fuel cell system.
  12. VanderVelde, Charles F; Rouleau, Rodney G, Metal raceway system.
  13. VanderVelde, Charles; Woods, Randall T, Metal raceway system.
  14. VanderVelde,Charles F.; Rouleau,Rodney G., Metal raceway system.
  15. VanderVelde,Charles F.; Woods,Randall T., Metal raceway system.
  16. Danskin, John M.; Tamasi, Anthony Michael, Method and system for implementing fragment operation processing across a graphics bus interconnect.
  17. Bowen, Andrew D., Method and system for non stalling pipeline instruction fetching from memory.
  18. Karandikar, Ashish; Gadre, Shirish; Salek, Amir H., Methods and systems for command acceleration in a video processor via translation of scalar instructions into vector instructions.
  19. Lew, Stephen D.; Karandikar, Ashish; Gadre, Shirish; Sijstermans, Franciscus W., Multi context execution on a video processor.
  20. Karandikar, Ashish; Gadre, Shirish; Lew, Stephen D.; Cheng, Christopher T., Multidimensional datapath processing in a video processor.
  21. Garg, Atul; Sharma, Anil, Multistandard hardware video encoder.
  22. Kanuri, Mrudula, Optimal use of buffer space by a storage controller which writes retrieved data directly to a memory.
  23. Karandikar, Ashish; Gadre, Shirish; Sijstermans, Franciscus W.; Su, Zhiqiang Jonathan, Pipelined L2 cache for memory transfers for a video processor.
  24. Vamanan, Balajee; Methar, Tukaram; Kanuri, Mrudula; Krishnan, Sreenivas, Processing of read requests in a memory controller using pre-fetch mechanism.
  25. Mahan, Justin Michael; Hutchins, Edward A.; Kubalska, Ewa M.; Battle, James T., Program sequencer for generating indeterminant length shader programs for a graphics processor.
  26. Lew, Stephen D.; Gadre, Shirish; Karandikar, Ashish; Sijstermans, Franciscus W., Programmable DMA engine for implementing memory transfers and video processing for a video processor.
  27. Garg, Atul; Venkatapuram, Prahlad, Rewind-enabled hardware encoder.
  28. McCarthy,Craig; Dunaway,Stanley; Saunders,G. Bradford, Secure conduit (pathway) system for telecommunications and communications transmission equipment, environmental analysis equipment, computer equipment and the like.
  29. McCarthy,Craig; Dunaway,Stanley; Saunders,G. Bradford, Secure conduit (pathway) system for telecommunications and communications transmission equipment, environmental analysis equipment, computer equipment and the like.
  30. McCarthy,Craig; Edwards, legal representative,John; Saunders,G. Bradford; Dunaway, deceased,Stanley, Secure conduit system.
  31. Mahan, Justin Michael; Hutchins, Edward A., Shader program instruction fetch.
  32. Mahan, Justin Michael; Hutchins, Edward A., Software assisted shader merging.
  33. Su, Zhiqiang Jonathan; Karandikar, Ashish, State machine control for a pipelined L2 cache to implement memory transfers for a video processor.
  34. Gadre, Shirish; Karandikar, Ashish; Lew, Stephen D., Stream processing in a video processor.
  35. Newton, Nelson C., Utility trench cover and manufacturing method.
  36. Luu, Viet-Tam; Pflughaupt, Russell, Validating a graphics pipeline using pre-determined schedules.
  37. Gadre, Shirish; Karandikar, Ashish; Lew, Stephen D.; Cheng, Christopher T., Video processor having scalar and vector components.
  38. Johnson, John Richard; Okoli, Chukwunonso Nzubechukwu; Hickok, John T.; Westrick, Jr., Richard Lee, Wall plate system.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로