$\require{mediawiki-texvc}$
  • 검색어에 아래의 연산자를 사용하시면 더 정확한 검색결과를 얻을 수 있습니다.
  • 검색연산자
검색연산자 기능 검색시 예
() 우선순위가 가장 높은 연산자 예1) (나노 (기계 | machine))
공백 두 개의 검색어(식)을 모두 포함하고 있는 문서 검색 예1) (나노 기계)
예2) 나노 장영실
| 두 개의 검색어(식) 중 하나 이상 포함하고 있는 문서 검색 예1) (줄기세포 | 면역)
예2) 줄기세포 | 장영실
! NOT 이후에 있는 검색어가 포함된 문서는 제외 예1) (황금 !백금)
예2) !image
* 검색어의 *란에 0개 이상의 임의의 문자가 포함된 문서 검색 예) semi*
"" 따옴표 내의 구문과 완전히 일치하는 문서만 검색 예) "Transform and Quantization"

과학기술 지식인프라 ScienceON

상세검색 다국어 입력
도움말도움말

특허 상세정보

MyON담기
내보내기

FPGA configurable logic block with multi-purpose logic/memory circuit

국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판) G06F-007/38   
미국특허분류(USC) 326/039 ; 326/041 ; 326/038
출원번호 US-0258024 (1999-02-25)
발명자 / 주소
출원인 / 주소
대리인 / 주소
    Bever, Esq.
인용정보 피인용 횟수 : 250  인용 특허 : 6
초록
▼

A logic/memory circuit (LMC) utilized in a configurable logic block (CLB) of a programmable logic device (PLD) that implements an eight-input lookup table (LUT) using an array of programmable elements arranged in rows and columns. A decoder is used to read bit values from one column (e.g., sixteen programmable elements) of the array. In one embodiment, a separate read bit line is provided to facilitate faster read operations. A sixteen-to-one multiplexer/demultiplexer circuit is used to pass selected bit values to an output terminal. The array of program...

대표
청구항
▼

[ We claim:] [1.] A programmable logic device including a plurality of configurable logic blocks and interconnect resources for transmitting signals to the configurable logic blocks, each configurable logic block including a logic/memory circuit comprising:a first plurality of input terminals for receiving a first set of input signals from the interconnect resources;a decoder for generating address signals in response to the first plurality of input signals;an array including programmable elements for storing a plurality of bit values, word lines connect...

이 특허에 인용된 특허 (6)

  1. Freeman Ross H. (San Jose CA) Hsieh Hung-Cheng (Sunnyvale CA). Distributed memory architecture for a configurable logic array and method for using distribution memory. USP1995075432719.
  2. Chiang David (Saratoga CA). EPLD chip with hybrid architecture optimized for both speed and flexibility. USP1994115362999.
  3. Kean Thomas A.,GB6. Embedded memory for field programmable gate array. USP1998095801547.
  4. Heile Francis B.. Programmable logic array device with random access memory configurable as product terms. USP2000026020759.
  5. Cliff Richard G. ; Cope L. Todd ; McClintock Cameron ; Leong William ; Watson James Allen ; Huang Joseph ; Ahanin Bahram ; Sung Chiakang ; Chang Wanli. Programmable logic array integrated circuits. USP1998105828229.
  6. Stansfield Anthony I. (Hotwells GBX). Programmable logic device with memory that can store routing data of logic data. USP1995125473267.

이 특허를 인용한 특허 피인용횟수: 250

  1. Ramchandran, Amit. Adaptable datapath for a digital processing system. USP2013028380884.
  2. Ramchandran, Amit. Adaptable datapath for a digital processing system. USP2015049015352.
  3. Ramchandran, Amit. Adaptable datapath for a digital processing system. USP2014048706916.
  4. Ramchandran, Amit. Adaptable datapath for a digital processing system. USP2009107606943.
  5. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter J.. Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2015109164952.
  6. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter J.. Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2013098543795.
  7. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James. Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2013098533431.
  8. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James. Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2004126836839.
  9. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James. Adaptive integrated circuitry with heterogenous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2013098543794.
  10. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James. Adaptive processor for performing an operation with simple and complex units each comprising configurably interconnected heterogeneous elements. USP2013018356161.
  11. Heidari-Bateni, Ghobad; Plunkett, Robert Thomas. Adaptive, multimode rake receiver for dynamic search and multipath reception. USP2003096618434.
  12. Master, Paul L.; Uvacek, Bohumir. Apparatus and method for adaptive multimedia reception and transmission in communication environments. USP2015049002998.
  13. Wasson, Stephen L.. Apparatus and method for controlling a three-state bus. USP2004026686767.
  14. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements. USP2016059330058.
  15. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements. USP2014118880849.
  16. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements. USP2012088250339.
  17. Master,Paul L.; Smith,Stephen J.; Watson,John. Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements. USP2006016986021.
  18. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, system and method for configuration of adaptive integrated circuitry having fixed, application specific computational elements. USP2017039594723.
  19. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, system and method for configuration of adaptive integrated circuitry having heterogeneous computational elements. USP2012078225073.
  20. Hogenauer, Eugene B.. Arithmetic node including general digital signal processing functions for an adaptive computing machine. USP2015028949576.
  21. Or-Bach, Zvi. Array of programmable cells with customized interconnections. USP2005086930511.
  22. Parlour, David B.; Janneck, Jorn W.; Miller, Ian D.. Asynchronous communication network and methods of enabling the asynchronous communication of data in an integrated circuit. USP2013038402164.
  23. Howard, Ric; Katragadda, Ramana V.. Asynchronous, independent and multiple process shared memory system in an adaptive computing architecture. USP2009087577799.
  24. de Waal, Abraham B.; Diard, Franck R.. Automatic quality testing of multimedia rendering by software drivers. USP2011077987065.
  25. Redgrave, Jason; Schmit, Herman. Barrel shifter implemented on a configurable integrated circuit. USP2009047518400.
  26. Young, Steven P.; Gaide, Brian C.. Bus-based logic blocks for self-timed integrated circuits. USP2010067746102.
  27. Young, Steven P.. Bus-based logic blocks with optional constant input. USP2011077982496.
  28. Young, Steven P.. Cascading input structure for logic blocks in integrated circuits. USP2010067746101.
  29. Gaide, Brian C.; Young, Steven P.. Circuits for enabling feedback paths in a self-timed integrated circuit. USP2010067746106.
  30. Gaide, Brian C.; Young, Steven P.. Circuits for fanning out data in a programmable self-timed integrated circuit. USP2010067746110.
  31. Young, Steven P.; Gaide, Brian C.. Circuits for sharing self-timed logic. USP2010067746109.
  32. Young, Steven P.; Gaide, Brian C.. Circuits for shifting bussed data. USP2015049002915.
  33. Schmit,Herman; Redgrave,Jason. Clock distribution in a configurable IC. USP2007057224181.
  34. Schmit,Herman; Redgrave,Jason. Clock distribution in a configurable IC. USP2008097420389.
  35. Heidari, Ghobad; Chang, Kuor Hsin; Master, Paul L.; Hogenauer, Eugene B.; Scheuermann, Walter James. Communications module, device, and method for implementing a system acquisition function. USP2009117620097.
  36. Young, Steven P.; Gaide, Brian C.. Compute-centric architecture for integrated circuits. USP2010067746108.
  37. Rohe,Andre; Teig,Steven. Concurrent optimization of physical design and operational cycle assignment. USP2009027496879.
  38. Schmit, Herman; Huang, Randy Renfu. Configurable IC having a routing fabric with storage elements. USP2009047514957.
  39. Teig, Steven. Configurable IC having a routing fabric with storage elements. USP2009047521959.
  40. Teig, Steven; Schmit, Herman; Huang, Randy Renfu. Configurable IC having a routing fabric with storage elements. USP2012018093922.
  41. Teig, Steven; Schmit, Herman; Redgrave, Jason. Configurable IC having a routing fabric with storage elements. USP2009047525344.
  42. Schmit, Herman; Teig, Steven; Hutchings, Brad; Huang, Randy Renfu; Redgrave, Jason. Configurable IC with configurable routing resources that have asymmetric input and/or outputs. USP2009087573296.
  43. Schmit, Herman; Teig, Steven; Hutchings, Brad; Huang, Randy Renfu; Redgrave, Jason. Configurable IC with configuration logic resources that have asymmetric inputs and/or outputs. USP2009047518402.
  44. Teig, Steven; Redgrave, Jason. Configurable IC with error detection and correction circuitry. USP2010027669097.
  45. Teig, Steven; Schmit, Herman; Redgrave, Jason; Chandra, Vikas. Configurable IC with interconnect circuits that also perform storage operations. USP2009067545167.
  46. Teig,Steven; Schmit,Herman; Redgrave,Jason; Chandra,Vikas. Configurable IC with interconnect circuits that also perform storage operations. USP2008037342415.
  47. Hutchings,Brad; Schmit,Herman; Teig,Steven. Configurable IC with interconnect circuits that have select lines driven by user signals. USP2007127310003.
  48. Schmit, Herman; Redgrave, Jason. Configurable IC with large carry chains. USP2010067743085.
  49. Schmit, Herman; Teig, Steven; Hutchings, Brad; Huang, Randy Renfu. Configurable IC with logic resources with offset connections. USP2010117839166.
  50. Schmit, Herman; Teig, Steven; Hutchings, Brad; Huang, Randy Renfu. Configurable IC with routing circuits with offset connections. USP2009087576564.
  51. Schmit,Herman; Teig,Steven; Hutchings,Brad; Huang,Randy Renfu. Configurable IC with routing circuits with offset connections. USP2007117295037.
  52. Redgrave, Jason; Schmit, Herman; Teig, Steven; Hutchings, Brad L.; Huang, Randy R.. Configurable IC'S with large carry chains. USP2012088248102.
  53. Schmit,Herman; Teig,Steven; Hutchings,Brad; Huang,Randy Renfu; Redgrave,Jason. Configurable IC's with configurable logic resources that have asymetric inputs and/or outputs. USP2007087259587.
  54. Teig, Steven; Redgrave, Jason. Configurable IC's with dual carry chains. USP2013018350591.
  55. Schmit, Herman; Redgrave, Jason. Configurable IC's with large carry chains. USP2014088797062.
  56. Schmit,Herman; Teig,Steven; Hutchings,Brad; Huang,Randy Renfu. Configurable IC's with logic resources with offset connections. USP2007107282950.
  57. Teig, Steven; Caldwell, Andrew; Redgrave, Jason. Configurable ICs that conditionally transition through configuration data sets. USP2009057535252.
  58. Schmit, Herman; Butts, Michael; Hutchings, Brad L.; Teig, Steven. Configurable circuits, IC's and systems. USP2009117616027.
  59. Schmit, Herman; Butts, Michael; Hutchings, Brad L.; Teig, Steven. Configurable circuits, IC's, and systems. USP2009057532032.
  60. Schmit, Herman; Butts, Michael; Hutchings, Brad L.; Teig, Steven. Configurable circuits, IC's, and systems. USP2012068193830.
  61. Schmit,Herman; Butts,Michael; Hutchings,Brad L.; Teig,Steven. Configurable circuits, IC's, and systems. USP2007017157933.
  62. Schmit,Herman; Butts,Michael; Hutchings,Brad L.; Teig,Steven. Configurable circuits, IC's, and systems. USP2007037193440.
  63. Schmit,Herman; Butts,Michael; Hutchings,Brad L.; Teig,Steven. Configurable circuits, IC's, and systems. USP2006097109752.
  64. Schmit,Herman; Butts,Michael; Hutchings,Brad L.; Teig,Steven. Configurable circuits, IC's, and systems. USP2008097425841.
  65. Schmit,Herman; Butts,Michael; Hutchings,Brad L.; Teig,Steven. Configurable circuits, IC's, and systems. USP2008087408382.
  66. Master, Paul L.; Watson, John. Configurable hardware based digital imaging apparatus. USP2009107609297.
  67. Schmit, Herman; Caldwell, Andrew; Teig, Steven. Configurable integrated circuit with a 4-to-1 multiplexer. USP2009107609085.
  68. Rohe, Andre; Teig, Steven. Configurable integrated circuit with built-in turns. USP2013048415973.
  69. Rohe, Andre; Teig, Steven. Configurable integrated circuit with built-in turns. USP2011087994817.
  70. Rohe,Andre; Teig,Steven. Configurable integrated circuit with built-in turns. USP2007127312630.
  71. Rohe, Andre; Teig, Steven. Configurable integrated circuit with different connection schemes. USP2009077557609.
  72. Rohe,Andre; Teig,Steven. Configurable integrated circuit with different connection schemes. USP2006127145361.
  73. Teig, Steven; Redgrave, Jason; Horel, Timothy. Configurable integrated circuit with error correcting circuitry. USP2009057529992.
  74. Rohe,Andre; Teig,Steven. Configurable integrated circuit with offset connection. USP2007037193438.
  75. Rohe,Andre; Teig,Steven. Configurable integrated circuit with offset connections. USP2008127468614.
  76. Schmit,Herman; Teig,Steven; Hutchings,Brad. Configurable integrated circuit with parallel non-neighboring offset connections. USP2009037504858.
  77. Schmit,Herman; Teig,Steven. Configurable logic circuits with commutative properties. USP2006107126373.
  78. Schmit,Herman; Teig,Steven. Configurable logic circuits with commutative properties. USP2008107439766.
  79. Bernard J. New ; Ralph D. Wittig ; Sundararajarao Mohan. Configurable logic element with expander structures. USP2002056396302.
  80. New, Bernard J.; Wittig, Ralph D.; Mohan, Sundararajarao. Configurable logic element with expander structures. USP2005016847229.
  81. New, Bernard J.; Wittig, Ralph D.; Mohan, Sundararajarao. Configurable logic element with expander structures. USP2003106630841.
  82. New,Bernard J.; Wittig,Ralph D.; Mohan,Sundararajarao. Configurable logic element with expander structures. USP2007077248073.
  83. New,Bernard J.; Wittig,Ralph D.; Mohan,Sundararajarao. Configurable logic element with expander structures. USP2006127145360.
  84. Ralph D. Wittig ; Sundararajarao Mohan ; Bernard J. New. Configurable lookup table for programmable logic devices. USP2002066400180.
  85. Chandler, Trevis; Redgrave, Jason; Voogel, Martin. Configuration context switcher. USP2013018344755.
  86. Chandler, Trevis; Redgrave, Jason; Voogel, Martin. Configuration context switcher. USP2014128901956.
  87. Chandler, Trevis; Entjer, Joe; Voogel, Martin; Redgrave, Jason. Configuration context switcher with a clocked storage element. USP2010117825685.
  88. Chandler, Trevis; Entjer, Joe; Voogel, Martin; Redgrave, Jason. Configuration context switcher with a clocked storage element. USP2012038138789.
  89. Voogel, Martin; Redgrave, Jason; Chandler, Trevis. Configuration context switcher with a latch. USP2016039276572.
  90. Voogel, Martin; Redgrave, Jason; Chandler, Trevis. Configuration context switcher with a latch. USP2012128324931.
  91. Voogel, Martin; Redgrave, Jason; Chandler, Trevis. Configuration context switcher with a latch. USP2015038970250.
  92. Rubin, Owen Robert; Murray, Eric; Uhrig, Nalini Praba. Consumer product distribution in the embedded system market. USP2010017644279.
  93. Miller, Marc; Reaves, Jimmy Lee. Content addressable memory in integrated circuit. USP2017029583190.
  94. Scheuermann, W. James; Hogenauer, Eugene B.. Control node for multi-core system. USP20190110185502.
  95. Or Bach,Zvi. Customizable and programmable cell array. USP2006067068070.
  96. Or Bach,Zvi. Customizable and programmable cell array. USP2006016989687.
  97. Or Bach,Zvi. Customizable and programmable cell array. USP2006016985012.
  98. Or-Bach, Zvi; Wurman, Ze'ev; Zeman, Richard; Cooke, Laurance. Customizable and programmable cell array. USP2003116642744.
  99. McLaury Loren. Decoded generic routing pool. USP2001096288937.
  100. Cheng, Jason; Tsui, Cyrus; Singh, Satwant; Chen, Albert; Shen, Ju; Lee, Clement. Device and method with generic logic blocks. USP2004076765408.
  101. Gaide, Brian C.; Young, Steven P.. Dynamically controlled output multiplexer circuits in a programmable integrated circuit. USP2010067746104.
  102. Schmit, Herman; Redgrave, Jason. Embedding memory between tile arrangement of a configurable IC. USP2009077564261.
  103. Schmit,Herman; Redgrave,Jason. Embedding memory between tile arrangement of a configurable IC. USP2007077242216.
  104. Schmit,Herman; Redgrave,Jason. Embedding memory within tile arrangement of a configurable IC. USP2007117301368.
  105. Schmit, Herman; Redgrave, Jason. Embedding memory within tile arrangement of an integrated circuit. USP2010017652499.
  106. Hwang,Yean Yow; van Antwerpen,Babette; Yuan,Richard. Estimating quality during early synthesis. USP2007017171633.
  107. Furtek, Frederick Curtis; Master, Paul L.. External memory controller. USP2012098266388.
  108. Furtek, Frederick Curtis; Master, Paul L.. External memory controller node. USP2014078769214.
  109. Furtek, Fredrick Curtis; Master, Paul L.. External memory controller node. USP2011077984247.
  110. Furtek, Fredrick Curtis; Master, Paul L.. External memory controller node. USP2011077979646.
  111. Snider, Gregory S.; Kuekes, Philip J.. FPGA architecture at conventional and submicron scales. USP2009107609089.
  112. Snider,Gregory S.; Kuekes,Philip J.. FPGA architecture at conventional and submicron scales. USP2008077405462.
  113. Ralph D. Wittig ; Sundararajarao Mohan ; Bernard J. New. FPGA logic element with variable-length shift register capability. USP2002056388466.
  114. Trevor J. Bauer ; Steven P. Young ; Richard A. Carberry. FPGA lookup table with dual ended writes for ram and shift register modes. USP2002046373279.
  115. Gaide, Brian C.; Young, Steven P.. Gating logic circuits in a self-timed integrated circuit. USP2010067746111.
  116. Scheuermann,Walter James. Hardware implementation of the secure hash standard. USP2009027489779.
  117. Scheuermann, W. James; Hogenauer, Eugene B.. Hardware task manager. USP2017059665397.
  118. Scheuermann, W. James; Hogenauer, Eugene B.. Hardware task manager. USP2012068200799.
  119. Scheuermann, W. James; Hogenauer, Eugene B.. Hardware task manager. USP2010017653710.
  120. Scheuermann, W. James; Hogenauer, Eugene B.. Hardware task manager. USP2014078782196.
  121. Master,Paul L.; Hogenauer,Eugene; Scheuermann,Walter James. Hierarchical interconnect for configuring separate interconnects for each group of fixed and diverse computational elements. USP2008017325123.
  122. Chirania,Manoj; Kondapalli,Venu M.. High performance programmable logic devices utilizing dynamic circuitry. USP2006107116131.
  123. Hutchings, Brad; Schmit, Herman; Teig, Steven. Hybrid configurable circuit for a configurable IC. USP2009047521958.
  124. Hutchings,Brad; Schmit,Herman; Teig,Steven. Hybrid configurable circuit for a configurable IC. USP2007057224182.
  125. Pugh,Daniel J.; Caldwell,Andrew. Hybrid interconnect/logic circuits enabling efficient replication of a function in several sub-cycles to save logic and routing resources. USP2008057372297.
  126. Hutchings,Brad; Schmit,Herman; Redgrave,Jason. Hybrid logic/interconnect circuit in a configurable IC. USP2007117298169.
  127. Pugh, Daniel J.; Caldwell, Andrew. IC that efficiently replicates a function to save logic and routing resources. USP2011067971172.
  128. Young, Steven P.; Gaide, Brian C.. Implementing conditional statements in self-timed logic circuits. USP2010067733123.
  129. Furtek, Frederick Curtis; Master, Paul L.; Plunkett, Robert Thomas. Input/output controller node in an adaptable computing environment. USP2009117624204.
  130. Young,Steven P.; Tanikella,Ramakrishna K.; Chirania,Manoj; Kondapalli,Venu M.. Interconnect driver circuits for dynamic logic. USP2008067382157.
  131. Heidari-Bateni, Ghobad; Sambhwani, Sharad D.. Internal synchronization control for adaptive integrated circuitry. USP2012108296764.
  132. Kaviani, Alireza S.. Literal sharing method for fast sum-of-products logic. USP2004066754686.
  133. Kaviani, Alireza S.. Literal sharing method for fast sum-of-products logic. USP2005126978427.
  134. Sato, Masayuki; Shimizu, Isao. Logic configuration method for reconfigurable semiconductor device. USP2016129514259.
  135. Sambhwani, Sharad; Heidari, Ghobad. Low I/O bandwidth method and system for implementing detection and identification of scrambling codes. USP2013058442096.
  136. Sambhwani, Sharad; Heidari, Ghobad. Low I/O bandwidth method and system for implementing detection and identification of scrambling codes. USP2010027668229.
  137. Sambhwani,Sharad; Heidari,Ghobad. Low I/O bandwidth method and system for implementing detection and identification of scrambling codes. USP2009037512173.
  138. Chang, Jason; Singh, Satwant; Shen, Ju. Macrocells supporting a carry cascade. USP2005076915323.
  139. Gaide, Brian C.; Young, Steven P.. Merging data streams in a self-timed programmable integrated circuit. USP2010067746105.
  140. Redgrave, Jason; Schmit, Herman. Method and apparatus for accessing contents of memory cells. USP2010097804730.
  141. Redgrave, Jason. Method and apparatus for accessing stored data in a reconfigurable IC. USP2009057532030.
  142. Redgrave,Jason. Method and apparatus for accessing stored data in a reconfigurable IC. USP2007097268586.
  143. Caldwell, Andrew; Schmit, Herman; Teig, Steven. Method and apparatus for decomposing functions in a configurable IC. USP2009057530033.
  144. Caldwell, Andrew; Schmit, Herman; Teig, Steven. Method and apparatus for decomposing functions in a configurable IC. USP2014058726213.
  145. Caldwell, Andrew; Teig, Steven. Method and apparatus for function decomposition. USP2009107610566.
  146. Rohe, Andre; Teig, Steven. Method and apparatus for identifying connections between configurable nodes in a configurable integrated circuit. USP2010127849434.
  147. Rohe, Andre; Teig, Steven. Method and apparatus for identifying connections between configurable nodes in a configurable integrated circuit. USP2012108281273.
  148. Rohe,Andre; Teig,Steven. Method and apparatus for identifying connections between configurable nodes in a configurable integrated circuit. USP2007107284222.
  149. Redgrave, Jason; Caldwell, Andrew; Teig, Steven. Method and apparatus for performing an operation with a plurality of sub-operations in a configurable IC. USP2012028112468.
  150. Redgrave, Jason; Hutchings, Brad; Schmit, Herman; Teig, Steven. Method and apparatus for performing shifting in an integrated circuit. USP2009057528627.
  151. Pugh, Daniel J.. Method and apparatus for performing two's complement multiplication. USP2010107818361.
  152. Teig,Steven; Hetzel,Asmus. Method and apparatus for pre-tabulating sub-networks. USP2006087100143.
  153. Master, Paul L.. Method and system for achieving individualized protected space in an operating system. USP2010027660984.
  154. Master, Paul L.. Method and system for creating and programming an adaptive computing engine. USP2011017865847.
  155. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L.. Method and system for managing hardware resources to implement system functions using an adaptive computing architecture. USP2015059037834.
  156. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L.. Method and system for managing hardware resources to implement system functions using an adaptive computing architecture. USP2016079396161.
  157. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L.. Method and system for managing hardware resources to implement system functions using an adaptive computing architecture. USP2013118589660.
  158. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L.. Method and system for managing hardware resources to implement system functions using an adaptive computing architecture. USP2010077752419.
  159. Scheuermann, W. James. Method and system for reconfigurable channel coding. USP2014078767804.
  160. Scheuermann, W. James. Method and system for reconfigurable channel coding. USP2012088249135.
  161. Scheuermann, W. James. Method and system for reconfigurable channel coding. USP2010107809050.
  162. Scheuermann, W. James. Method and system for reconfigurable channel coding. USP2010107822109.
  163. Master, Paul L.; Scheuermann, W. James. Method and system for reducing the time-to-market concerns for embedded system design. USP2009117620678.
  164. Schmit, Herman; Butts, Michael; Hutchings, Brad L.; Teig, Steven. Method of mapping a user design defined for a user design cycle to an IC with multiple sub-cycle reconfigurable circuits. USP2011017872496.
  165. Master,Paul L.; Hogenauer,Eugene; Wu,Bicheng William; Chuang,Dan MingLun; Freeman Benson,Bjorn. Method, system and program for developing and scheduling adaptive integrated circuity and corresponding control or configuration information. USP2009017478031.
  166. Ebeling, W. H. Carl; Hogenauer, Eugene B.. Method, system and software for programming reconfigurable hardware. USP2004056732354.
  167. Simkins,James M.. Methods of setting and resetting lookup table memory cells. USP2007067233168.
  168. Gaide, Brian C.; Young, Steven P.. Multi-mode circuit in a self-timed integrated circuit. USP2010067746103.
  169. Young, Steven P.; Gaide, Brian C.. Multiplier architecture utilizing a uniform array of logic blocks, and methods of using the same. USP2013098527572.
  170. Young, Steven P.. Multiplier circuits with optional shift function. USP2014048706793.
  171. Schmit, Herman; Butts, Michael; Hutchings, Brad L.; Teig, Steven. Non-sequentially configurable IC. USP2010027667486.
  172. Schmit, Herman; Butts, Michael; Hutchings, Brad L.; Teig, Steven. Non-sequentially configurable IC. USP2012118305110.
  173. Schmit,Herman; Butts,Michael; Hutchings,Brad L.; Teig,Steven. Non-sequentially configurable IC. USP2007017167025.
  174. Kang, Hee Bok. Nonvolatile programmable logic circuit. USP2010077750678.
  175. Kang, Hee Bok. Nonvolatile programmable logic circuit. USP2010127859303.
  176. Kang, Hee Bok. Nonvolatile programmable logic circuit. USP2010077750671.
  177. Kang, Hee Bok. Nonvolatile programmable logic circuit. USP2010087768313.
  178. Kang, Hee Bok. Nonvolatile programmable logic circuit. USP2010087782085.
  179. Rohe, Andre; Teig, Steven. Operational cycle assignment in a configurable IC. USP2010047694265.
  180. Rohe, Andre; Teig, Steven. Operational cycle assignment in a configurable IC. USP2011017870529.
  181. Rohe, Andre; Teig, Steven. Operational cycle assignment in a configurable IC. USP2011017870530.
  182. Rohe, Andre; Teig, Steven. Operational cycle assignment in a configurable IC. USP2014038683410.
  183. Rohe,Andre; Teig,Steven. Operational cycle assignment in a configurable IC. USP2008097428721.
  184. Rohe, Andre; Teig, Steven; Schmit, Herman; Redgrave, Jason; Caldwell, Andrew. Operational time extension. USP2009097587698.
  185. Rohe, Andre; Teig, Steven; Schmit, Herman; Redgrave, Jason; Caldwell, Andrew. Operational time extension. USP2014038664974.
  186. Rohe,Andre; Teig,Steven; Schmit,Herman; Redgrave,Jason; Caldwell,Andrew. Operational time extension. USP2007067236009.
  187. Gaide, Brian C.; Young, Steven P.. Output structure with cascaded control signals for logic blocks in integrated circuits, and methods of using the same. USP2010067746112.
  188. Ganesan, Satish R.; Kasat, Amit. PLD configurable logic block enabling the rapid calculation of sum-of-products functions. USP2004126833730.
  189. Pugh, Daniel J.; Redgrave, Jason; Caldwell, Andrew. Performing mathematical and logical operations in multiple sub-cycles. USP2013068463836.
  190. Scheuermann,W. James. Processing architecture for a reconfigurable arithmetic node. USP2008107433909.
  191. Master, Paul L.. Profiling of software and circuit designs utilizing data operation analyses. USP2012098276135.
  192. Koichiro Furuta JP; Taro Fujii JP; Masato Motomura JP. Programmable device. USP2002036356109.
  193. Young,Steven P.; Bauer,Trevor J.. Programmable integrated circuit providing efficient implementations of arithmetic functions. USP2007057218139.
  194. Young,Steven P.. Programmable integrated circuit providing efficient implementations of wide logic functions. USP2007047205790.
  195. Kondapalli,Venu M.; Chirania,Manoj. Programmable logic block having improved performance when functioning in shift register mode. USP2007047202697.
  196. Young,Steven P.. Programmable logic block having lookup table with partial output signal driving carry multiplexer. USP2007037193433.
  197. Chirania, Manoj; Kondapalli, Venu M.. Programmable logic block having reduced output delay during RAM write processes when programmed to function in RAM mode. USP2010097804719.
  198. Young,Steven P.; Bauer,Trevor J.; Chirania,Manoj; Kondapalli,Venu M.. Programmable logic block with dedicated and selectable lookup table outputs coupled to general interconnect structure. USP2008057375552.
  199. Kurokawa, Yoshiyuki; Ikeda, Takayuki. Programmable logic device. USP2017069680476.
  200. Hutton, Michael D.. Programmable logic device architecture with the ability to combine adjacent logic elements for the purpose of performing high order logic functions. USP2010107812635.
  201. Cheng, Jason; Tsui, Cyrus; Singh, Satwant; Chan, Albert; Shen, Ju; Lee, Clement. Programmable logic device with enhanced wide input product term cascading. USP2005066903573.
  202. Kondapalli,Venu M.; Bauer,Trevor J.; Chirania,Manoj; Costello,Philip D.; Young,Steven P.. Programmable lookup table with dual input and output terminals in RAM mode. USP2007097265576.
  203. Kondapalli,Venu M.; Bauer,Trevor J.; Chirania,Manoj; Costello,Philip D.; Young,Steven P.. Programmable lookup table with dual input and output terminals in shift register mode. USP2007057215138.
  204. Voogel, Martin; Redgrave, Jason; Chandler, Trevis. Reading configuration data from internal storage node of configuration storage circuit. USP2012088248101.
  205. Teig, Steven; Schmit, Herman; Redgrave, Jason. Reconfigurable IC that has sections running at different looperness. USP2009047525342.
  206. Teig,Steven; Schmit,Herman; Redgrave,Jason. Reconfigurable IC that has sections running at different looperness. USP2007107276933.
  207. Teig, Steven; Schmit, Herman; Redgrave, Jason. Reconfigurable IC that has sections running at different reconfiguration rates. USP2010027656188.
  208. Teig, Steven; Schmit, Herman; Redgrave, Jason. Reconfigurable IC that has sections running at different reconfiguration rates. USP2012058183882.
  209. Teig,Steven; Schmit,Herman; Redgrave,Jason. Reconfigurable IC that has sections running at different reconfiguration rates. USP2008017317331.
  210. Happonen,Aki. Reconfigurable apparatus being configurable to operate in a logarithmic scale. USP2007037194615.
  211. Sato, Masayuki; Sato, Koushi; Katsu, Mitsunori; Shimizu, Isao. Reconfigurable logic device. USP2016089425800.
  212. Yoshida, Hideaki; Katsu, Mitsunori; Kozutsumi, Hiroyuki. Reconfigurable operational amplifier. USP2017069685920.
  213. Caldwell,Andrew; Redgrave,Jason. Replacing circuit design elements with their equivalents. USP2008127461362.
  214. Jang,Tetse; Zhou,Shi dong. Scalable complex programmable logic device with segmented interconnect resources. USP2006077071732.
  215. Master, Paul L.; Murray, Eric; Mehegan, Joseph; Plunkett, Robert Thomas. Secure storage of program code for an embedded system. USP2010097802108.
  216. Caldwell, Andrew; Teig, Steven. Sequential delay analysis by placement engines. USP2014108863067.
  217. Young, Steven P.; Gaide, Brian C.. Signed multiplier circuit utilizing a uniform array of logic blocks. USP2016089411554.
  218. Ganesan,Satish R.; Mohan,Sundararajarao; Wittig,Ralph D.. Softpal implementation and mapping technology for FPGAs with dedicated resources. USP2006097111273.
  219. Master,Paul L.; Watson,John. Storage and delivery of device features. USP2009027493375.
  220. Redgrave, Jason. Storage elements for a configurable IC and method and apparatus for accessing data stored in the storage elements. USP2015069048833.
  221. Redgrave, Jason. Storage elements for a configurable IC and method and apparatus for accessing data stored in the storage elements. USP2009087570077.
  222. Redgrave, Jason. Storage elements for a configurable IC and method and apparatus for accessing data stored in the storage elements. USP2010117825687.
  223. Redgrave, Jason. Storage elements for a configurable IC and method and apparatus for accessing data stored in the storage elements. USP2012048159264.
  224. Redgrave,Jason. Storage elements for a configurable IC and method and apparatus for accessing data stored in the storage elements. USP2008027330050.
  225. Redgrave,Jason; Hutchings,Brad; Schmit,Herman; Teig,Steven. Sub-cycle configurable hybrid logic/interconnect circuit. USP2007127307449.
  226. Schmit, Herman; Caldwell, Andrew; Hutchings, Brad; Redgrave, Jason; Teig, Steven. System and method for providing a virtual memory architecture narrower and deeper than a physical memory architecture. USP2010047694083.
  227. Schmit, Herman; Caldwell, Andrew; Hutchings, Brad; Redgrave, Jason; Teig, Steven. System and method for providing a virtual memory architecture narrower and deeper than a physical memory architecture. USP2011067962705.
  228. Schmit, Herman; Teig, Steven; Hutchings, Brad. System and method for providing more logical memory ports than physical memory ports. USP2010097797497.
  229. Schmit, Herman; Teig, Steven; Hutchings, Brad. System and method for providing more logical memory ports than physical memory ports. USP2012078230182.
  230. Huang, Randy R.; Voogel, Martin; Hu, Jingcao; Teig, Steven. System and method for reducing reconfiguration power. USP2014128912820.
  231. Schmit, Herman; Pugh, Daniel J.; Teig, Steven. System and method of mapping memory blocks in a configurable integrated circuit. USP2009097587697.
  232. Schmit, Herman; Pugh, Daniel J.; Teig, Steven. System and method of providing a memory hierarchy. USP2013048434045.
  233. Jacob,Rojit; Chuang,Dan Minglun. System and method using embedded microprocessor as a node in an adaptable computing machine. USP2009037502915.
  234. Master, Paul L.; Watson, John. System for adapting device standards after manufacture. USP2009107602740.
  235. Master, Paul L.; Watson, John. System for authorizing functionality in adaptable hardware devices. USP201109E042743.
  236. Katragadda, Ramana; Spoltore, Paul; Howard, Ric. Task definition for specifying resource requirements. USP2012018108656.
  237. Wallichs, Gary. Techniques for programming circuits using mode decoding. USP20181110128851.
  238. Teig, Steven; Caldwell, Andrew. Timing operations in an IC with configurable circuits. USP2012048166435.
  239. Pugh, Daniel J.; Schmit, Herman; Redgrave, Jason; Caldwell, Andrew. Use of hybrid interconnect/logic circuits for multiplication. USP2010077765249.
  240. Redgrave, Jason. User registers implemented with routing circuits in a configurable IC. USP2010037679401.
  241. Redgrave, Jason. Users registers implemented with routing circuits in a configurable IC. USP2012018089300.
  242. Schmit,Herman; Redgrave,Jason. Users registers in a reconfigurable IC. USP2009027489162.
  243. Schmit, Herman; Teig, Steven. VPA interconnect circuit. USP2009077564260.
  244. Schmit,Herman; Teig,Steven. VPA interconnect circuit. USP2006107126381.
  245. Schmit,Herman; Teig,Steven. VPA logic circuits. USP2007037193432.
  246. Schmit,Herman; Teig,Steven. VPA logic circuits. USP2008117449915.
  247. Hutchings, Brad. Variable width management for a memory of a configurable IC. USP2010117825684.
  248. Hutchings, Brad. Variable width writing to a memory of an IC. USP2010107816944.
  249. Pedersen,Bruce B. Versatile RAM for a programmable logic device. USP2009017480763.
  250. Pedersen,Bruce B. Versatile RAM for programmable logic device. USP2006097111110.

IPC 상위 출원인