$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Processor and information processing apparatus with a reconfigurable circuit 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G06F-093/18
출원번호 US-0038834 (1998-03-12)
우선권정보 JP0059566 (1997-03-13)
발명자 / 주소
  • Oowaki Yukihito,JPX
  • Fujii Hiroshige,JPX
  • Sekine Masatoshi,JPX
출원인 / 주소
  • Kabushiki Kaisha Toshiba, JPX
대리인 / 주소
    Oblon, Spivak, McClelland, Maier & Neustadt, P.C.
인용정보 피인용 횟수 : 59  인용 특허 : 6

초록

Part or all of an instruction decoder is constructed of a first reconfigurable circuit wherein a circuit structure thereof can be changed according to an external signal. Further, a second reconfigurable circuit which is connected to output side of a register file as part of processing unit and wher

대표청구항

[ What is claimed is:] [1.] An information processing apparatus comprising:a processor including an instruction decoder for decoding an instruction to be executed and at least one function unit for executing the instruction using source data according to a result of decoding of the instruction decod

이 특허에 인용된 특허 (6)

  1. Dockser Kenneth A, Data processor system with instruction substitution filter for deimplementing instructions.
  2. Potash Hanan (La Jolla CA) Levin Burton L. (San Diego CA) Chan Stephen J. C. (San Diego CA), Digital computer having programmable structure.
  3. Groves Stanley E. (Round Rock TX), Instruction set modifier register.
  4. Bartkowiak John G. ; Tran Thang M., Microprocessor configured to detect memory operations having data addresses indicative of a boundary between instructio.
  5. Azekawa Yoshifumi (Hyogo JPX), Microprogram control circuit.
  6. Borkenhagen John Michael ; Flynn William Thomas ; Hillier ; III Philip Rodgers ; Wottreng Andrew Henry, System for modifying microprocessor operations independently of the execution unit upon detection of preselected opcodes.

이 특허를 인용한 특허 (59)

  1. Ramchandran, Amit, Adaptable datapath for a digital processing system.
  2. Ramchandran, Amit, Adaptable datapath for a digital processing system.
  3. Ramchandran, Amit, Adaptable datapath for a digital processing system.
  4. Ramchandran, Amit, Adaptable datapath for a digital processing system.
  5. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter J., Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
  6. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter J., Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
  7. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James, Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
  8. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James, Adaptive integrated circuitry with heterogenous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
  9. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James, Adaptive processor for performing an operation with simple and complex units each comprising configurably interconnected heterogeneous elements.
  10. Master, Paul L.; Uvacek, Bohumir, Apparatus and method for adaptive multimedia reception and transmission in communication environments.
  11. Peting,Mark, Apparatus and method for correcting signal imbalances using complex multiplication.
  12. Lais,Eric; Greenberg,Mark; Shah,Manish, Apparatus and method for decode arbitration in a multi-stream multimedia system.
  13. Greenberg,Mark; Shah,Manish, Apparatus and method for efficient decoder normalization.
  14. Greenberg,Mark; Shah,Manish, Apparatus and method for saturating decoder values.
  15. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements.
  16. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements.
  17. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements.
  18. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, system and method for configuration of adaptive integrated circuitry having fixed, application specific computational elements.
  19. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, system and method for configuration of adaptive integrated circuitry having heterogeneous computational elements.
  20. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, system and method for configuration of adaptive integrated circuitry having heterogeneous computational elements.
  21. Heidari, Ghobad; Chang, Kuor Hsin; Master, Paul L.; Hogenauer, Eugene B.; Scheuermann, Walter James, Communications module, device, and method for implementing a system acquisition function.
  22. Master, Paul L.; Watson, John, Configurable hardware based digital imaging apparatus.
  23. Scheuermann, W. James; Hogenauer, Eugene B., Control node for multi-core system.
  24. Furtek, Frederick Curtis; Master, Paul L., External memory controller.
  25. Furtek, Frederick Curtis; Master, Paul L., External memory controller node.
  26. Furtek, Fredrick Curtis; Master, Paul L., External memory controller node.
  27. Furtek, Fredrick Curtis; Master, Paul L., External memory controller node.
  28. Peting,Mark, Frequency drift compensation across multiple broadband signals in a digital receiver system.
  29. Scheuermann,Walter James, Hardware implementation of the secure hash standard.
  30. Scheuermann, W. James; Hogenauer, Eugene B., Hardware task manager.
  31. Scheuermann, W. James; Hogenauer, Eugene B., Hardware task manager.
  32. Scheuermann, W. James; Hogenauer, Eugene B., Hardware task manager.
  33. Scheuermann, W. James; Hogenauer, Eugene B., Hardware task manager.
  34. Wang,Albert; Rowen,Christopher; Rosenthal,Bernard, High-performance hybrid processor with configurable execution units.
  35. Okamoto,Minoru; Ueda,Katsuhiko, Information processing apparatus and information processing method.
  36. Okamoto,Minoru; Ueda,Katsuhiko, Inserting decoder reconfiguration instruction for routine with limited number of instruction types recoded for reduced bit changes.
  37. Sambhwani, Sharad; Heidari, Ghobad, Low I/O bandwidth method and system for implementing detection and identification of scrambling codes.
  38. Sambhwani, Sharad; Heidari, Ghobad, Low I/O bandwidth method and system for implementing detection and identification of scrambling codes.
  39. Sambhwani,Sharad; Heidari,Ghobad, Low I/O bandwidth method and system for implementing detection and identification of scrambling codes.
  40. Master, Paul L., Method and system for achieving individualized protected space in an operating system.
  41. Master, Paul L., Method and system for creating and programming an adaptive computing engine.
  42. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
  43. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
  44. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
  45. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
  46. Scheuermann, W. James, Method and system for reconfigurable channel coding.
  47. Scheuermann, W. James, Method and system for reconfigurable channel coding.
  48. Scheuermann, W. James, Method and system for reconfigurable channel coding.
  49. Scheuermann, W. James, Method and system for reconfigurable channel coding.
  50. Master,Paul L.; Hogenauer,Eugene; Wu,Bicheng William; Chuang,Dan MingLun; Freeman Benson,Bjorn, Method, system and program for developing and scheduling adaptive integrated circuity and corresponding control or configuration information.
  51. Dujardin, Eric; Gay-Bellile, Olivier, Multimodule device with static behavior.
  52. Master, Paul L., Profiling of software and circuit designs utilizing data operation analyses.
  53. Master,Paul L.; Watson,John, Storage and delivery of device features.
  54. Peting,Mark, System and method for concurrently demodulating and decoding multiple data streams.
  55. Shah,Manish; Greenberg,Mark, System and method for shared decoding.
  56. Greenberg,Mark; Shah,Manish, System and method for shared decoding using a data replay scheme.
  57. Master, Paul L.; Watson, John, System for adapting device standards after manufacture.
  58. Master, Paul L.; Watson, John, System for authorizing functionality in adaptable hardware devices.
  59. Katragadda, Ramana; Spoltore, Paul; Howard, Ric, Task definition for specifying resource requirements.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로