$\require{mediawiki-texvc}$
  • 검색어에 아래의 연산자를 사용하시면 더 정확한 검색결과를 얻을 수 있습니다.
  • 검색연산자
검색연산자 기능 검색시 예
() 우선순위가 가장 높은 연산자 예1) (나노 (기계 | machine))
공백 두 개의 검색어(식)을 모두 포함하고 있는 문서 검색 예1) (나노 기계)
예2) 나노 장영실
| 두 개의 검색어(식) 중 하나 이상 포함하고 있는 문서 검색 예1) (줄기세포 | 면역)
예2) 줄기세포 | 장영실
! NOT 이후에 있는 검색어가 포함된 문서는 제외 예1) (황금 !백금)
예2) !image
* 검색어의 *란에 0개 이상의 임의의 문자가 포함된 문서 검색 예) semi*
"" 따옴표 내의 구문과 완전히 일치하는 문서만 검색 예) "Transform and Quantization"

특허 상세정보

Registers and methods for accessing registers for use in a single instruction multiple data system

국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판) G06F-012/00   
미국특허분류(USC) 711/100 ; 341/100
출원번호 US-0099989 (1998-06-19)
발명자 / 주소
출원인 / 주소
대리인 / 주소
    Straub & PokotyloStraub
인용정보 피인용 횟수 : 69  인용 특허 : 11
초록

Methods and apparatus for implementing single instruction multiple data (SIMD) signal processing operations are described. The apparatus of the present invention include new registers and register arrays which allow data to be accessed at a word as well as sub-word or sub-register level. The registers and register arrays of the present invention may be used when implementing a system based on a SIMD architecture. Registers implemented in accordance with the present invention include a plurality of pass gates that allow an entire n-bit word stored in the ...

대표
청구항

[ What is claimed is:] [1.] An apparatus, comprising:a first register assembly including:i. a first register having n storage locations, where n is an integer;ii. a first pass gate responsive to a first control signal coupled to a first set of said n storage locations; andiii. a second pass gate responsive to a second control signal coupled to a second set of said n storage locations, at least one of the storage locations included in the second set being different from the storage locations included in the first set, the first register assembly outputtin...

이 특허를 인용한 특허 피인용횟수: 69

  1. Gove, Darryl J.. Acceleration of string comparisons using vector instructions. USP2015049009447.
  2. Ramchandran, Amit. Adaptable datapath for a digital processing system. USP2013028380884.
  3. Ramchandran, Amit. Adaptable datapath for a digital processing system. USP2015049015352.
  4. Ramchandran, Amit. Adaptable datapath for a digital processing system. USP2014048706916.
  5. Ramchandran, Amit. Adaptable datapath for a digital processing system. USP2009107606943.
  6. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter J.. Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2015109164952.
  7. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter J.. Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2013098543795.
  8. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James. Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2013098533431.
  9. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James. Adaptive integrated circuitry with heterogenous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2013098543794.
  10. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James. Adaptive processor for performing an operation with simple and complex units each comprising configurably interconnected heterogeneous elements. USP2013018356161.
  11. Master, Paul L.; Uvacek, Bohumir. Apparatus and method for adaptive multimedia reception and transmission in communication environments. USP2015049002998.
  12. Kershaw, Daniel; Symes, Dominic Hugo; Reid, Alastair. Apparatus and method for performing re-arrangement operations on data. USP2012068200948.
  13. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements. USP2016059330058.
  14. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements. USP2014118880849.
  15. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements. USP2012088250339.
  16. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, system and method for configuration of adaptive integrated circuitry having fixed, application specific computational elements. USP2017039594723.
  17. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, system and method for configuration of adaptive integrated circuitry having heterogeneous computational elements. USP2012078225073.
  18. Redford, John. Branching around conditional processing if states of all single instruction multiple datapaths are disabled and the computer program is non-deterministic. USP2005086931518.
  19. Heidari, Ghobad; Chang, Kuor Hsin; Master, Paul L.; Hogenauer, Eugene B.; Scheuermann, Walter James. Communications module, device, and method for implementing a system acquisition function. USP2009117620097.
  20. Master, Paul L.; Watson, John. Configurable hardware based digital imaging apparatus. USP2009107609297.
  21. Scheuermann, W. James; Hogenauer, Eugene B.. Control node for multi-core system. USP20190110185502.
  22. Van Eijndhoven, Josephus Theodorus Johannes; Sijstermans, Fransiscus Wilhelmus. Data processing device and method of computing the cosine transform of a matrix. USP201802RE46712.
  23. Chheda, Saurabh; Carver, Kristopher; Ashok, Raksit. Energy-focused compiler-assisted branch prediction. USP2013128607209.
  24. Chheda, Saurabh; Carver, Kristopher; Ashok, Raksit. Energy-focused compiler-assisted branch prediction. USP2016019244689.
  25. Chheda, Saurabh; Carver, Kristopher; Ashok, Raksit. Energy-focused compiler-assisted branch prediction. USP2017079697000.
  26. Chheda, Saurabh; Carver, Kristopher; Ashok, Raksit. Energy-focused re-compilation of executables and hardware mechanisms based on compiler-architecture interaction and compiler-inserted control. USP20190410248395.
  27. Chheda, Saurabh; Carver, Kristopher; Ashok, Raksit. Energy-focused re-compilation of executables and hardware mechanisms based on compiler-architecture interaction and compiler-inserted control. USP2017029569186.
  28. Furtek, Frederick Curtis; Master, Paul L.. External memory controller. USP2012098266388.
  29. Furtek, Frederick Curtis; Master, Paul L.. External memory controller node. USP2014078769214.
  30. Furtek, Fredrick Curtis; Master, Paul L.. External memory controller node. USP2011077984247.
  31. Furtek, Fredrick Curtis; Master, Paul L.. External memory controller node. USP2011077979646.
  32. Scheuermann,Walter James. Hardware implementation of the secure hash standard. USP2009027489779.
  33. Scheuermann, W. James; Hogenauer, Eugene B.. Hardware task manager. USP2017059665397.
  34. Scheuermann, W. James; Hogenauer, Eugene B.. Hardware task manager. USP2012068200799.
  35. Scheuermann, W. James; Hogenauer, Eugene B.. Hardware task manager. USP2010017653710.
  36. Scheuermann, W. James; Hogenauer, Eugene B.. Hardware task manager. USP2014078782196.
  37. Redford, John. Loop handling for single instruction multiple datapath processor architectures. USP2004056732253.
  38. Sambhwani, Sharad; Heidari, Ghobad. Low I/O bandwidth method and system for implementing detection and identification of scrambling codes. USP2013058442096.
  39. Sambhwani, Sharad; Heidari, Ghobad. Low I/O bandwidth method and system for implementing detection and identification of scrambling codes. USP2010027668229.
  40. Sambhwani,Sharad; Heidari,Ghobad. Low I/O bandwidth method and system for implementing detection and identification of scrambling codes. USP2009037512173.
  41. McIntosh,Ronald Ian. Method and apparatus for choosing register classes and/or instruction categories. USP2009037506326.
  42. Tavares,Clifford. Method and apparatus for data alignment and parsing in SIMD computer architecture. USP2007097275147.
  43. Master, Paul L.. Method and system for achieving individualized protected space in an operating system. USP2010027660984.
  44. Master, Paul L.. Method and system for creating and programming an adaptive computing engine. USP2011017865847.
  45. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L.. Method and system for managing hardware resources to implement system functions using an adaptive computing architecture. USP2015059037834.
  46. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L.. Method and system for managing hardware resources to implement system functions using an adaptive computing architecture. USP2016079396161.
  47. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L.. Method and system for managing hardware resources to implement system functions using an adaptive computing architecture. USP2013118589660.
  48. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L.. Method and system for managing hardware resources to implement system functions using an adaptive computing architecture. USP2010077752419.
  49. Scheuermann, W. James. Method and system for reconfigurable channel coding. USP2014078767804.
  50. Scheuermann, W. James. Method and system for reconfigurable channel coding. USP2012088249135.
  51. Scheuermann, W. James. Method and system for reconfigurable channel coding. USP2010107809050.
  52. Scheuermann, W. James. Method and system for reconfigurable channel coding. USP2010107822109.
  53. Master,Paul L.; Hogenauer,Eugene; Wu,Bicheng William; Chuang,Dan MingLun; Freeman Benson,Bjorn. Method, system and program for developing and scheduling adaptive integrated circuity and corresponding control or configuration information. USP2009017478031.
  54. Liu, Yi; Hsu, Wei-Lien; Gorishek, Frank. Parallel edge filters in video codec. USP2004116823087.
  55. Barlow,Stephen; Bailey,Neil; Ramsdale,Timothy; Plowman,David; Swann,Robert. Parallel processor executing an instruction specifying any location first operand register and group configuration in two dimensional register file. USP2006107130985.
  56. Peled, Yuval; Barak, Itzhak; Dayan, Uri; Kleen, Amir; Rozenberg, Idan. Processor system with predicate register, computer system, method for managing predicates and computer program product. USP2017039606802.
  57. Master, Paul L.. Profiling of software and circuit designs utilizing data operation analyses. USP2012098276135.
  58. Jiang,Hong; Cook,Val. Register file regions for a processing system. USP2007087257695.
  59. Suzuki, Masato. SIMD operation method and SIMD appartus that implement SIMD operations without a large increase in the number of instructions. USP201701RE46277.
  60. Moritz, Csaba Andras; Chheda, Saurabh; Carver, Kristopher. Securing microprocessors against information leakage and physical tampering. USP2015069069938.
  61. Moritz, Csaba Andras; Chheda, Saurabh; Carver, Kristopher. Securing microprocessors against information leakage and physical tampering. USP2018049940445.
  62. Chheda, Saurabh; Carver, Kristopher; Ashok, Raksit. Security of program executables and microprocessors based on compiler-architecture interaction. USP2017029582650.
  63. Moritz, Csaba Andras. Statically speculative compilation and execution. USP2016019235393.
  64. Moritz, Csaba Andras. Statically speculative compilation and execution. USP20181010101978.
  65. Master,Paul L.; Watson,John. Storage and delivery of device features. USP2009027493375.
  66. Master, Paul L.; Watson, John. System for adapting device standards after manufacture. USP2009107602740.
  67. Master, Paul L.; Watson, John. System for authorizing functionality in adaptable hardware devices. USP201109E042743.
  68. Katragadda, Ramana; Spoltore, Paul; Howard, Ric. Task definition for specifying resource requirements. USP2012018108656.
  69. Gove, Darryl J.. Vector operations for compressing selected vector elements. USP2016039280342.