$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Device for patterned films 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-021/30
출원번호 US-0316739 (1999-05-21)
발명자 / 주소
  • Henley Francois J.
  • Cheung Nathan
출원인 / 주소
  • Silicon Genesis Corporation
대리인 / 주소
    Townsend and Townsend and Crew LLP
인용정보 피인용 횟수 : 56  인용 특허 : 101

초록

A technique for forming a film of material (12) from a donor substrate (10). The technique has a step of introducing energetic particles (22) in a selected manner through a surface of a donor substrate (10) to a selected depth (20) underneath the surface, where the particles have a relatively high c

대표청구항

[ What is claimed is:] [1.] A multilayered substrate comprising:a substrate, said substrate comprising a plurality of devices defined thereon, said substrate also comprising a dielectric layer formed overlying said devices and a surface that is substantially planar overlying said dielectric layer;a

이 특허에 인용된 특허 (101)

  1. Matsushita Takeshi,JPX ; Morita Etsuo,JPX ; Nakajima Tsuneo,JPX ; Hasegawa Hiroyuki,JPX ; Shingyouji Takayuki,JPX, A SOI substrate fabricating method.
  2. Miller Paul L. (Minnetonka MN) Stignani Mark D. (Minneapolis MN) Wittmer Gary G. (New Hope MN), Abrasive fluid jet cutting compositon and method.
  3. Thomas ; III John H. (Holland PA) Singh Bawa (Voorhees NJ), Apparatus and method for determining power in plasma processing.
  4. Pankove ; Jacques I., Apparatus and method for maskless ion implantation.
  5. Frank Walter (Burgkirchen DEX) Pemwieser Albert (Ach ATX) Spatzier Gerhard (Eggelsberg ATX), Apparatus and method of automatically separating stacked wafers.
  6. Ovshinsky Stanford R. (Bloomfield Hills MI) Ovshinsky Herbert (Oak Park MI) Young Rosa (Troy MI), Apparatus for deposition of thin-film, solid state batteries.
  7. Fournier Eugene (Garden City MI), Apparatus for microwave glow discharge deposition.
  8. Wallis ; George, Application of field-assisted bonding to the mass production of silicon type pressure transducers.
  9. Sopori Bhushan L. (Denver CO), Back-side hydrogenation technique for defect passivation in silicon solar cells.
  10. Auton John P. (Huntingdon GB2), Blade shields.
  11. Parrillo Louis C. (Austin TX) Cosentino Stephen J. (Mesa AZ) Bergami Bridgette A. (Mesa AZ), CMOS process.
  12. Gorinas Guy (Annecy FR), Device for the rapid depositing of oxides in thin layers which adhere well to plastic supports.
  13. Moslehi Mehrdad M. (Dallas TX) Huang Steve S. (Dallas TX), Distributed ECR remote plasma processing and apparatus.
  14. Dandl Raphael A. (San Marcos CA), Electron cyclotron resonance plasma source.
  15. Dandl Raphael A. (San Marcos CA), Electron cyclotron resonance plasma source and method of operation.
  16. Bonser Douglas J. (Austin TX), Endpoint detection utilizing ultraviolet mass spectrometry.
  17. Phillips Richard J. (Billerica MA) Glicksman Leon R. (Lynnfield MA) Larson Ralph (Bolton MA), Forced-convection, liquid-cooled, microchannel heat sinks.
  18. White Gerald W. (5835 Elm Lawn St. Dallas TX 75228), Gasless ion plating.
  19. White Gerald W. (Dallas TX) Volkers Jack C. (Elgin IL), Gasless ion plating process and apparatus.
  20. Pease Roger F. (Stanford CA) Tuckerman David B. (Stanford CA) Swanson Richard M. (Los Altos CA), Heat sink and method of attaching heat sink to a semiconductor integrated circuit and the like.
  21. Ellenberger Charles E. (Elko NV) Bower George L. (Elko NV) Snow William R. (Sunnyvale CA), Independently variably controlled pulsed R.F. plasma chemical vapor processing.
  22. Benzing Jeffrey C. (Saratoga CA) Broadbent Eliot K. (San Jose CA) Rough J. Kirkwood H. (San Jose CA), Induction plasma source.
  23. King ; William J., Ion beam implantation-sputtering.
  24. Kanai Norio (Chofu JPX), Ion implanter.
  25. Gmitter Thomas J. (Lakewood NJ) Yablonovitch Eli (Middletown Township ; Monmouth County NJ), Lift-off and subsequent bonding of epitaxial films.
  26. Cann Gordon L. (P.O. Box 279 Laguna Beach CA 92652), Magnetoplasmadynamic apparatus and process for the separation and deposition of materials.
  27. Rouse George V. (Indialantic FL) Reinecke Paul S. (Indialantic FL) McLachlan Craig J. (Melbourne Beach FL), Manufacturing ultra-thin wafer using a handle wafer.
  28. Conrad John R. (Madison WI), Method and apparatus for plasma source ion implantation.
  29. Ogle John S. (Milpitas CA), Method and apparatus for producing magnetically-coupled planar plasma.
  30. Pankove Jacques I. (Boulder CO), Method and apparatus for semiconductor circuit chip cooling.
  31. Wittmaack Klaus (Munich DEX), Method and apparatus for the quantitative, depth differential analysis of solid samples with the use of two ion beams.
  32. Yonehara Takao,JPX, Method for bonding semiconductor substrates.
  33. Berg ; Joseph E. ; Brown ; Jr. ; Randolph E., Method for depositing film on a substrate.
  34. Sarma Kalluri R. (Mesa AZ), Method for fabricating high mobility thin film transistors as integrated drivers for active matrix display.
  35. Lee Sahng Kyoo,KRX ; Park Sang Kyun,KRX, Method for fabricating semiconductor wafers.
  36. Aronowitz Sheldon (San Jose CA) Hart Courtney L. (Los Gatos CA), Method for forming isolated semiconductor structures.
  37. Li Chou H. (379 Elm Dr. Roslyn NY 11576), Method for making solid state device utilizing ion implantation techniques.
  38. Wijaranakula Witawat (Vancouver WA), Method for manufacturing a calibration wafer having a microdefect-free layer of a precisely predetermined depth.
  39. Kamijo Hiroyuki (Yokohama JPX) Mikata Yuuichi (Kawasaki JPX), Method for manufacturing a semiconductor device and suppressing the generation of bulk microdefects near the substrate s.
  40. Inaba Takashi (Tokyo JPX), Method for manufacturing semiconductor device having a multilayer wiring structure.
  41. Bruel Michel (Veurey FRX), Method for placing semiconductive plates on a support.
  42. Sato Nobuhiko,JPX ; Yonehara Takao,JPX ; Sakaguchi Kiyofumi,JPX, Method for producing semiconductor substrate.
  43. Hubler Graham K. (Alexandria VA) Donovan Edward P. (Annandale VA) Van Vechten Deborah (Baltimore MD), Method for producing substoichiometric silicon nitride of preselected proportions.
  44. Mizuno Bunji (Ikoma JPX) Kubota Masafumi (Osaka JPX), Method for removing impurities existing in semiconductor substrate.
  45. White Gerald W. (Dallas TX), Method for resisting galling.
  46. Goesele Ulrich M. ; Tong Q.-Y., Method for the transfer of thin layers of monocrystalline material to a desirable substrate.
  47. Kaufmann Helmut (Triesen LIX), Method of depositing hard wear-resistant coatings on substrates.
  48. Brown Dale M. (Schenectady NY), Method of making integrated circuits.
  49. Brown Dale M. (Schenectady NY) Vosburgh Kirby G. (Schenectady NY), Method of making integrated circuits utilizing ion implantation and selective epitaxial growth.
  50. Hayashi Yutaka (Tsukuba JPX) Takahashi Kunihiro (Tokyo JPX) Takasu Hiroaki (Tokyo JPX) Kojima Yoshikazu (Tokyo JPX) Niwa Hitoshi (Tokyo JPX) Matsuyama Nobuyoshi (Tokyo JPX) Yoshino Yomoyuki (Tokyo JP, Method of making semiconductor device with multiple transparent layers.
  51. Li Jianming (Beijing CNX), Method of making silicon material with enhanced surface mobility by hydrogen ion implantation.
  52. Dandl Raphael A. (San Marcos CA), Method of operation of electron cyclotron resonance plasma source.
  53. Beyer Klaus D. (Poughkeepsie NY) Hsu Louis L. (Fishkill NY) Silvestri Victor J. (Hopewell Junction NY) Yapsir Andrie S. (Pleasane Valley NY), Method of producing a thin silicon-on-insulator layer.
  54. Bozler Carl O. (Sudbury MA) Fan John C. C. (Chestnut Hill MA) McClelland Robert W. (Weymouth MA), Method of producing sheets of crystalline material.
  55. Chen Ching-Hwa (Milpitas CA) Liu David (San Jose CA) Tran Duc (Saratoga CA), Method of treating an article with a plasma apparatus in which a uniform electric field is induced by a dielectric windo.
  56. Zaromb ; Solomon, Methods and apparatus for producing unsupported monocrystalline films of silicon and of other materials.
  57. Houchin Ryuzoh (Osaka) Suzuki Naoki (Osaka JPX), Microwave plasma processor.
  58. Suzuki Yasuhiro (Fuchu JPX) Mori Sumio (Fuchu JPX) Fujiyama Eiji (Fuchu JPX) Sasaki Masami (Fuchu JPX), Microwave plasma treatment apparatus.
  59. Moslehi Mehrdad M. (Dallas TX), Multi-zone plasma processing method and apparatus.
  60. Rough J. Kirkwood H. (264 S. 14th St. San Jose CA 95112) Rose Peter W. (1000 Almanor Ave. Menlo Park CA 94025), Multiple electrode plasma reactor power distribution system.
  61. Jackson Thomas M. (Bishops Stortford GB2) Heinecke Rudolf A. H. (Harlow GB2) Ojha Sureshchandra M. (Harlow GB2), Optical fibre manufacture.
  62. Ohkuni Mitsuhiro (Osaka JPX) Kubota Masafumi (Osaka JPX) Nomura Noboru (Kyoto JPX) Nakayama Ichiro (Osaka JPX) Tamaki Tokuhiko (Osaka JPX), Plasma generating apparatus.
  63. Johnson Wayne L. (12019 S. Appaloosa Dr. Phoenix AZ 85044), Plasma generating apparatus employing capacitive shielding and process for using such apparatus.
  64. Popov Oleg A. (Franklin MA), Plasma generation in electron cyclotron resonance.
  65. Sheng Terry T. (San Jose CA), Plasma immersion ion implantation (PI3) apparatus.
  66. Weiss Armin K. (Rochester NY) Clarke John R. (Rochester NY), Plasma plating.
  67. Imahashi Issei (Yamanashi JPX) Ishii Nobuo (Yamanashi JPX), Plasma processing apparatus.
  68. Minato Mitsuaki (Kanagawa JPX) Matsushita Atsushi (Kanagawa JPX) Omori Shinichi (Kanagawa JPX) Kanamori Jun (Tokyo JPX), Plasma processing apparatus.
  69. Horiike Yasuhiro (Hiroshima JPX) Fukasawa Takayuki (Yamanashi JPX), Plasma treatment apparatus.
  70. Barna Gabriel G. (Richardson TX) Ratliff Charles (Richardson TX), Process and apparatus for detecting aberrations in production process operations.
  71. Dolins Steven B. (Dallas TX) Srivastava Aditya (Richardson TX) Flinchbaugh Bruce E. (Dallas TX) Gunturi Sarma S. (Richardson TX) Lassiter Thomas W. (Garland TX) Love Robert L. (McKinney TX), Process and apparatus for detecting aberrations in production process operations.
  72. Bruel Michel (Veurey FRX) Soubie Alain (St. Egreve FRX) Spinelli Philippe (La Tronche FRX), Process and apparatus for implanting particles in a solid.
  73. Bruel, Michel, Process and apparatus for obtaining beams of particles with a spatially modulated density.
  74. Otto Jrgen (Mainz DEX), Process and apparatus for plasma CVD coating or plasma treating substrates.
  75. Wilkes Donald F. (Albuquerque NM), Process for cleaving crystalline materials.
  76. Bruel Michel (Veurey FRX) Spinelli Philippe (La Tronche FRX), Process for doping semiconductors.
  77. Bruel Michel (Veurey-Voroize FRX) Floccari Michel (Grenoble FRX), Process for doping semiconductors.
  78. Harada Keizo (Itami JPX) Maeda Takao (Itami JPX) Takikawa Takatoshi (Itami JPX) Ban Shunsuke (Itami JPX) Yamanaka Shosaku (Itami JPX), Process for manufacturing a semiconductor substrate comprising laminated copper, silicon oxide and silicon nitride layer.
  79. Bruel Michel (Veurey FRX) du Port de Poncharra Jean (St. Martin-Le-Vinoux FRX), Process for producing an insulating layer buried in a semiconductor substrate by ion implantation.
  80. Sakaguchi Kiyofumi,JPX ; Yonehara Takao,JPX, Process for producing semiconductor article.
  81. Sato Nobuhiko,JPX ; Yonehara Takao,JPX ; Sakaguchi Kiyofumi,JPX, Process for producing semiconductor substrate by heating to flatten an unpolished surface.
  82. Hanson David R. ; Huston ; III Hance H. ; Srikrishnan Kris V., Process for restoring rejected wafers in line for reuse as new.
  83. Kramler, Josef; Kuhn-Kuhnenfeld, Franz; Gerber, Hans-Adolf, Process for the manufacture of semiconductor wafers with a rear side having a gettering action.
  84. Bruel Michel,FRX, Process for the manufacture of thin films of semiconductor material.
  85. Bruel Michel (Veurey FRX), Process for the production of a relief structure on a semiconductor material support.
  86. Bruel Michel (Veurey FRX), Process for the production of thin semiconductor material films.
  87. Speri Roger (Conflans Sainte Honorine FRX), Process for thermochemical treatments of metals by ionic bombardment.
  88. Boulos Maher (Sherbrooke CAX) Jurewicz Jerzy (Sherbrooke CAX), Process of depositing particulate material on a substrate.
  89. Leung Ka-Ngo (Hercules CA), Pulsed source ion implantation apparatus and method.
  90. Kenney Donald M., SOI fabrication method.
  91. Wittkower Andrew B. (Rockport MA), Simox materials through energy variation.
  92. Srikrishnan Kris V., Smart-cut process for the production of thin semiconductor material films.
  93. Bruel Michel,FRX, Structure having cavities and process for producing such a structure.
  94. Drews Klaus (Halstenbek DT) Krumme Jens-Peter (Hamburg DT), Substrate holder for etching thin films.
  95. Komvopoulos Kyriakos (Orinda CA) Brown Ian G. (Berkeley CA) Wei Bo (Albany CA) Anders Simone (Albany CA) Anders Andre (Albany CA) Bhatia Singh C. (Morgan Hill CA), Surface treatment of magnetic recording heads.
  96. Heinecke Rudolf A. H. (Harlow GBX) Ojha Suresh M. (Harlow GBX) Llewellyn Ian P. (Harlow GBX), Surface treatment of plastics material.
  97. Chan Chung (8 Pontiac Rd. Newton MA 02168), System for the plasma treatment of large area substrates.
  98. Jolly Gurvinder (Orleans CAX) Yung Bud K. (Ottawa CAX), Tapering sidewalls of via holes.
  99. Bruel Michel (Veurey FRX) Escaron Jean (Sassenage FRX) Labartino Joseph (Voreppe FRX), Target holder with mechanical scanning.
  100. Altoz Frank E. (Baltimore MD) Porter Richard F. (Millersville MD), Thermal switch.
  101. Ecer Gunes M. (Irvine CA) Wood Susan (Pittsburgh PA) Schreurs Jan J. (Plum Boro PA), Wear resistant steel articles with carbon, oxygen and nitrogen implanted in the surface thereof.

이 특허를 인용한 특허 (56)

  1. Schwarzenbach,Walter; Waechter,Jean Marc, Annealing process and device of semiconductor wafer.
  2. Schwarzenbach,Walter; Waechter,Jean Marc, Annealing process and device of semiconductor wafer.
  3. Hanawa,Hiroji; Tanaka,Tsutomu; Collins,Kenneth S.; Al Bayati,Amir; Ramaswamy,Kartik; Nguyen,Andrew, Chemical vapor deposition plasma process using an ion shower grid.
  4. Hanawa,Hiroji; Tanaka,Tsutomu; Collins,Kenneth S.; Al Bayati,Amir; Ramaswamy,Kartik; Nguyen,Andrew, Chemical vapor deposition plasma process using plural ion shower grids.
  5. Hanawa, Hiroji; Tanaka, Tsutomu; Collins, Kenneth S.; Al-Bayati, Amir; Ramaswamy, Kartik; Nguyen, Andrew, Chemical vapor deposition plasma reactor having plural ion shower grids.
  6. Blake, Julian G.; Murphy, Paul J., Cooled cleaving implant.
  7. Ramaswamy,Kartik; Hanawa,Hiroji; Gallo,Biagio; Collins,Kenneth S; Ma,Kai; Parihar,Vijay; Jennings,Dean; Mayur,Abhilash J.; Al Bayati,Amir; Nguyen,Andrew, Copper barrier reflow process employing high speed optical annealing.
  8. Ramaswamy,Kartik; Hanawa,Hiroji; Gallo,Biagio; Collins,Kenneth S.; Ma,Kai; Parihar,Vijay; Jennings,Dean; Mayur,Abhilash J.; Al Bayati,Amir; Nguyen,Andrew, Copper conductor annealing process employing high speed optical annealing with a low temperature-deposited optical absorber layer.
  9. Hanawa,Hiroji; Collins,Kenneth S; Ramaswamy,Kartik; Nguyen,Andrew; Tanaka,Tsutomu; Ye,Yan, Externally excited torroidal plasma source.
  10. Maydan, Dan; Thakur, Randir P. S.; Collins, Kenneth S.; Al-Bayati, Amir; Hanawa, Hiroji; Ramaswamy, Kartik; Gallo, Biagio; Nguyen, Andrew, Fabrication of silicon-on-insulator structure using plasma immersion ion implantation.
  11. Buchberger, Jr.,Douglas A.; Hoffman,Daniel J.; Ramaswamy,Kartik; Nguyen,Andrew; Hanawa,Hiorji; Collins,Kenneth S.; Al Bayati,Amir, Gasless high voltage high contact force wafer contact-cooling electrostatic chuck.
  12. Hanawa,Hiroji; Ramaswamy,Kartik; Collins,Kenneth S.; Al Bayati,Amir; Gallo,Biagio; Nguyen,Andrew, Low temperature CVD process with selected stress of the CVD layer on CMOS devices.
  13. Ramaswamy,Kartik; Hanawa,Hiroji; Gallo,Biagio; Collins,Kenneth S.; Ma,Kai; Parihar,Vijay; Jennings,Dean; Mayur,Abhilash J.; Al Bayati,Amir; Nguyen,Andrew, Low temperature plasma deposition process for carbon layer deposition.
  14. Faris,Sadeg M., MEMS and method of manufacturing MEMS.
  15. Sawyer, William D., MEMS device and interposer and method for integrating MEMS device and interposer.
  16. Sawyer, William D., MEMS device and interposer and method for integrating MEMS device and interposer.
  17. Sawyer,William D., Method for integrating MEMS device and interposer.
  18. Al Bayati,Amir; Roberts,Rick J.; Collins,Kenneth S.; MacWilliams,Ken; Hanawa,Hiroji; Ramaswamy,Kartik; Gallo,Biagio; Nguyen,Andrew, Method for ion implanting insulator material to reduce dielectric constant.
  19. Sawyer,William D.; Borenstein,Jeffrey T., Method for microfabricating structures using silicon-on-insulator material.
  20. Clavelier, Laurent; Deguet, Chrystel; Leduc, Patrick; Moriceau, Hubert, Method for transferring chips onto a substrate.
  21. Henley, Francois J., Method of cleaving a thin sapphire layer from a bulk material by implanting a plurality of particles and performing a controlled cleaving process.
  22. Tong,Qin Yi; Fountain, Jr.,Gaius Gillman, Method of detachable direct bonding at low temperatures.
  23. Faris,Sadeg M., Method of fabricating multi layer devices on buried oxide layer substrates.
  24. Nathan W. Cheung ; Timothy David Sands ; William S. Wong, Method of forming a low temperature metal bond for use in the transfer of bulk and thin film materials.
  25. Takayama, Toru; Maruyama, Junya; Yamazaki, Shunpei, Method of peeling thin film device and method of manufacturing semiconductor device using peeled thin film device.
  26. Takayama, Toru; Maruyama, Junya; Yamazaki, Shunpei, Method of peeling thin film device and method of manufacturing semiconductor device using peeled thin film device.
  27. Hanawa,Hiroji; Ramaswamy,Kartik; Collins,Kenneth S.; Nguyen,Andrew; Monroy,Gonzalo Antonio, Method to drive spatially separate resonant structure with spatially distinct plasma secondaries using a single generator and switching elements.
  28. Nguyen,Andrew; Hanawa,Hiroji; Collins,Kenneth S.; Ramaswamy,Kartik; Al Bayati,Amir; Gallo,Biagio, O-ringless tandem throttle valve for a plasma reactor chamber.
  29. Takayama, Toru; Maruyama, Junya; Yamazaki, Shunpei, Peeling method and method of manufacturing semiconductor device.
  30. Takayama, Toru; Maruyama, Junya; Yamazaki, Shunpei, Peeling method and method of manufacturing semiconductor device.
  31. Takayama, Toru; Maruyama, Junya; Yamazaki, Shunpei, Peeling method and method of manufacturing semiconductor device.
  32. Takayama, Toru; Maruyama, Junya; Yamazaki, Shunpei, Peeling method and method of manufacturing semiconductor device.
  33. Collins,Kenneth S.; Hanawa,Hiroji; Ramaswamy,Kartik; Nguyen,Andrew; Al Bayati,Amir; Gallo,Biagio; Monroy,Gonzalo Antonio, Plasma immersion ion implantation apparatus including a plasma source having low dissociation and low minimum plasma voltage.
  34. Collins,Kenneth S.; Hanawa,Hiroji; Ramaswamy,Kartik; Nguyen,Andrew; Al Bayati,Amir; Gallo,Biagio, Plasma immersion ion implantation process.
  35. Collins,Kenneth S.; Hanawa,Hiroji; Ramaswamy,Kartik; Nguyen,Andrew; Al Bayati,Amir; Gallo,Biagio, Plasma immersion ion implantation process.
  36. Collins,Kenneth S.; Hanawa,Hiroji; Ramaswamy,Kartik; Nguyen,Andrew; Al Bayati,Amir; Gallo,Biagio, Plasma immersion ion implantation process.
  37. Collins,Kenneth S.; Hanawa,Hiroji; Ramaswamy,Kartik; Nguyen,Andrew; Al Bayati,Amir; Gallo,Biagio; Monroy,Gonzalo Antonio, Plasma immersion ion implantation process using a capacitively couple plasma source having low dissociation and low minimum plasma voltage.
  38. Collins,Kenneth S.; Hanawa,Hiroji; Ramaswamy,Kartik; Nguyen,Andrew; Al Bayati,Amir; Gallo,Biagio; Monroy,Gonzalo Antonio, Plasma immersion ion implantation process using a capacitively coupled plasma source having low dissociation and low minimum plasma voltage.
  39. Collins, Kenneth S.; Hanawa, Hiroji; Ramaswamy, Kartik; Nguyen, Andrew; Al-Bayati, Amir; Gallo, Biagio; Monroy, Gonzalo Antonio, Plasma immersion ion implantation process using a plasma source having low dissociation and low minimum plasma voltage.
  40. Collins,Kenneth S.; Hanawa,Hiroji; Ramaswamy,Kartik; Nguyen,Andrew; Al Bayati,Amir; Gallo,Biagio; Monroy,Gonzalo Antonio, Plasma immersion ion implantation process using an inductively coupled plasma source having low dissociation and low minimum plasma voltage.
  41. Hanawa, Hiroji; Tanaka, Tsutomu; Collins, Kenneth S.; Al-Bayati, Amir; Ramaswamy, Kartik; Nguyen, Andrew, Plasma immersion ion implantation reactor having an ion shower grid.
  42. Hanawa, Hiroji; Tanaka, Tsutomu; Collins, Kenneth S.; Al-Bayati, Amir; Ramaswamy, Kartik; Nguyen, Andrew, Plasma immersion ion implantation reactor having multiple ion shower grids.
  43. Collins,Kenneth S.; Hanawa,Hiroji; Ramaswamy,Kartik; Nguyen,Andrew; Al Bayati,Amir; Gallo,Biagio; Monroy,Gonzalo Antonio, Plasma immersion ion implantation system including a plasma source having low dissociation and low minimum plasma voltage.
  44. Ramaswamy,Kartik; Hanawa,Hiroji; Gallo,Biagio; Collins,Kenneth S.; Ma,Kai; Parihar,Vijay; Jennings,Dean; Mayur,Abhilash J.; Al Bayati,Amir; Nguyen,Andrew, Process for low temperature plasma deposition of an optical absorption layer and high speed optical annealing.
  45. Sakaguchi,Kiyofumi; Yonehara,Takao, Process for production of semiconductor substrate.
  46. Collins, Kenneth S.; Hanawa, Hiroji; Ramaswamy, Kartik; Al-Bayati, Amir; Nguyen, Andrew; Gallo, Biagio, RF measurement feedback control and diagnostics for a plasma immersion ion implantation reactor.
  47. Faris,Sadeg M., Selectively bonded thin film layer and substrate layer for processing of useful devices.
  48. Ramaswamy,Kartik; Hanawa,Hiroji; Gallo,Biagio; Collins,Kenneth S.; Ma,Kai; Parihar,Vijay; Jennings,Dean; Mayur,Abhilash J.; Al Bayati,Amir; Nguyen,Andrew, Semiconductor junction formation process including low temperature plasma deposition of an optical absorption layer and high speed optical annealing.
  49. Sinha, Nishant; Sandhu, Gurtej S.; Smythe, John, Semiconductor material manufacture.
  50. Al Bayati,Amir; Collins,Kenneth S.; Hanawa,Hiroji; Ramaswamy,Kartik; Gallo,Biagio; Nguyen,Andrew, Semiconductor on insulator vertical transistor fabrication and doping process.
  51. Ramaswamy,Kartik; Hanawa,Hiroji; Gallo,Biagio; Collins,Kenneth S.; Ma,Kai; Parihar,Vijay; Jennings,Dean; Mayur,Abhilash J.; Al Bayati,Amir; Nguyen,Andrew, Semiconductor substrate process using a low temperature deposited carbon-containing hard mask.
  52. Ramaswamy,Kartik; Hanawa,Hiroji; Gallo,Biagio; Collins,Kenneth S.; Ma,Kai; Parihar,Vijay; Jennings,Dean; Mayur,Abhilash J.; Al Bayati,Amir; Nguyen,Andrew, Semiconductor substrate process using an optically writable carbon-containing mask.
  53. Al Bayati,Amir; Collins,Kenneth S.; Hanawa,Hiroji; Ramaswamy,Kartik; Gallo,Biagio; Nguyen,Andrew, Silicon-on-insulator wafer transfer method using surface activation plasma immersion ion implantation for wafer-to-wafer adhesion enhancement.
  54. Droes,Steve; Moriguchi,Masao; Takafuji,Yutaka, System and method for hydrogen exfoliation.
  55. Faris,Sadeg M, Vertical integrated circuits.
  56. Hanawa,Hiroji; Ramaswamy,Kartik; Collins,Kenneth S.; Al Bayati,Amir; Gallo,Biagio; Nguyen,Andrew, Very low temperature CVD process with independently variable conformality, stress and composition of the CVD layer.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로