$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Method for bonding semiconductor chip and device therefor 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • B23Q-016/00
  • B23K-031/00
  • B23K-037/04
출원번호 US-0197704 (1998-11-23)
우선권정보 JP0325940 (1997-11-27)
발명자 / 주소
  • Shibata Motojiro,JPX
  • Ikeya Yukihiro,JPX
  • Kubo Tetsuya,JPX
출원인 / 주소
  • Kabushiki Kaisha Toshiba, JPX
대리인 / 주소
    Oblon, Spivak, McClelland, Maier & Neustadt, P.C.
인용정보 피인용 횟수 : 21  인용 특허 : 17

초록

A method of bonding a semiconductor chip, including step of photographing a surface of a semiconductor chip, on which an electrode is formed, and detecting a relative position of the electrode with respect to the semiconductor chip, a bonding step of making the electrode of the semiconductor chip to

대표청구항

[What is claimed is:] [1.]a step of photographing a surface of a semiconductor chip, on which an electrode is formed, and detecting a relative position of the electrode with respect to a semiconductor chip;a bonding step of making the electrode of the semiconductor chip to face a circuit provided on

이 특허에 인용된 특허 (17)

  1. Bendat Zvi (East Brunswick NJ) Leggett David A. (North Plainfield NJ), Aligner bonder.
  2. Cipolla Thomas M. (Junction NY) Coteus Paul W. (Yorktown Heights NY) Johnson Glen W. (Yorktown Heights NY) Murphy Philip (New Fairfield CT) Oden Christopher W. (Brooklyn NY), Apparatus and method for inspection and alignment of semiconductor chips and conductive lead frames.
  3. Suzuki Akiyoshi (Tokyo JA), Apparatus for determining mutual positional relationship of plural patterns in a single viewing field.
  4. Yakou Takeshi,JPX ; Kubota Tomoyuki,JPX, Apparatus for manufacturing an image display apparatus using bonding agents.
  5. Nishiguchi Masanori (Yokohama JPX) Miki Atsushi (Yokohama JPX), Apparatus for packaging a semiconductor device.
  6. Armington Richard S. (Hopewell NJ) L\Esperance Leroy D. (Erial NJ), Apparatus for precise alignment and placement of optoelectric components.
  7. Onitsuka Yasuto (Fukuoka JPX), Bonding apparatus and bonding method of devices.
  8. Sherman Rand C. (Holmdell NJ), Method and system for automatically bonding a leadwire on a semiconductor.
  9. Nishiguchi Masanori (Yokohama JPX) Miki Atsushi (Yokohama JPX), Method for packaging semiconductor device.
  10. Armington Richard Scott (Mercer NJ) L\Esperance Leroy Dorrell (Camden NJ), Method for precise alignment and placement of optoelectric components.
  11. Fujimoto Masayuki,JPX ; Nakazawa Matsuo,JPX ; Takahashi Hiroshi,JPX ; Suzuki Kazutaka,JPX ; Isuzuku Koichiro,JPX, Method of manufacturing circuit module.
  12. Cina Michael F. (Hopewell Junction NY) Cohen Mitchell S. (Ossining NY) Flint Ephraim B. (Garrison NY) Grebe Kurt R. (Beacon NY) Hall Douglas J. (Newark Valley NY) Jackson Kenneth P. (Danbury CT) Opry, Methods and apparatus for precise alignment of objects.
  13. Bahnck Norman (Bethlehem PA) Booth Raymond H. (Allentown PA) Boyer John A. (Allentown PA) Monahan Jack J. (Allentown PA), Methods of and apparatus for bonding an article to a substrate.
  14. Hidese Wataru (Chikushino JPX), Outer lead bonding apparatus.
  15. Nishiguchi Masanori (Yokohama JPX) Miki Atsushi (Yokohama JPX), Packaging structure of a semiconductor device.
  16. Kobayashi Hiroaki (Yokohama JPX), Wire bonding apparatus.
  17. Takasugi Nobuhiro (Hinodemachi JPX) Kyomasu Ryuichi (Kodaira JPX), Wire bonding apparatus.

이 특허를 인용한 특허 (21)

  1. Motohara, Hiroyuki, Apparatus and method for mounting an inclined component with respect to a substrate.
  2. Seok, Seung-dae; Kim, Sang-yoon; Kim, Hui-jae; Shin, Jae-bong, Apparatus for bonding semiconductor chips.
  3. Terada,Touru; Matsumoto,Yasuhisa, Bonding apparatus.
  4. Enokido,Satoshi; Sugawara,Kenji, Bonding method, bonding apparatus and bonding program.
  5. Enokido,Satoshi, Bonding pattern discrimination method, bonding pattern discrimination device and bonding pattern discrimination program.
  6. Narita, Shoriki; Ikeya, Masahiko; Tsuboi, Yasutaka; Mae, Takaharu; Kanayama, Shinji, Bump formation method and bump forming apparatus for semiconductor wafer.
  7. Ogimoto,Shinichi, Component holding head, component mounting apparatus using same, and component mounting method.
  8. Miyamoto, Takehiko, Heat bonding method and heat bonding device.
  9. Bok, Zeger; Brajkovich, John; Smith, II, Jay L., High-accuracy placement method utilizing double pick and place.
  10. Jun Simizu JP; Akio Horimoto JP, IC package testing device and method for testing IC package using the same.
  11. Narita,Shoriki; Ikeya,Masahiko; Tsuboi,Yasutaka; Mae,Takaharu; Kanayama,Shinji, Method and apparatus for correcting inclination of IC on semiconductor wafer.
  12. Homma, Soichi; Komuta, Naoyuki, Method for manufacturing electronic component and manufacturing apparatus of electronic component.
  13. Sakamoto, Hajime; Wang, Dongdong, Method of manufacturing a printed circuit board having an embedded electronic component.
  14. Sakamoto, Hajime; Sugiyama, Tadashi; Wang, Dongdong; Kariya, Takashi, Multilayer printed circuit board and multilayer printed circuit board manufacturing method.
  15. Sakamoto, Hajime; Sugiyama, Tadashi; Wang, Dongdong; Kariya, Takashi, Multilayer printed circuit board and multilayer printed circuit board manufacturing method.
  16. Sakamoto, Hajime; Sugiyama, Tadashi; Wang, Dongdong; Kariya, Takashi, Printed circuit board manufacturing method.
  17. Sakamoto, Hajime; Wang, Dongdong, Semiconductor element.
  18. Sakamoto, Hajime; Wang, Dongdong, Semiconductor element, method of manufacturing semiconductor element, multi-layer printed circuit board, and method of manufacturing multi-layer printed circuit board.
  19. Sakamoto, Hajime; Wang, Dongdong, Semiconductor element, method of manufacturing semiconductor element, multi-layer printed circuit board, and method of manufacturing multi-layer printed circuit board.
  20. Sakamoto, Hajime; Wang, Dongdong, Semiconductor element, method of manufacturing semiconductor element, multi-layer printed circuit board, and method of manufacturing multi-layer printed circuit board.
  21. Clauberg, Horst; Colosimo, Jr., Thomas J., Thermocompression bonders, methods of operating thermocompression bonders, and horizontal scrub motions in thermocompression bonding.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로