$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Package for semiconductor power device and method for assembling the same

국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H05K-007/20
출원번호 US-0207141 (1998-12-08)
우선권정보 JP0256606 (1998-09-10)
발명자 / 주소
  • Shimizu Toshio,JPX
  • Hiramoto Hiroyuki,JPX
  • Sekiya Hiroki,JPX
  • Kigima Kenji,JPX
출원인 / 주소
  • Kabushiki Kaisha Toshiba, JPX
대리인 / 주소
    Foley & Lardner
인용정보 피인용 횟수 : 59  인용 특허 : 5

초록

A package for a semiconductor power device which comprises: a conductive bottom plate as a heat sink; an insulating substrate mounted on the bottom plate; a copper film formed on the insulating substrate to expose a peripheral region of the insulating substrate; semiconductor chips disposed on the c

대표청구항

[What is claimed is:] [1.]a conductive bottom plate serving as a heat sink;an insulating substrate mounted on said bottom plate;a conductive film formed on said insulating substrate selectively to expose a peripheral region of said insulating substrate;a semiconductor power chip mounted on said cond

이 특허에 인용된 특허 (5)

  1. Adachi Kohei (Hyogo JPX) Takada Mitsuyuki (Hyogo JPX) Gofuku Eishi (Hyogo JPX) Takasago Hayato (Hyogo JPX) Endo Atsushi (Hyogo JPX), Circuit board with high heat dissipations characteristic.
  2. Umeda Osamu (Kawasaki JPX), Compact power module with a heat spreader.
  3. Okuaki Hiroshi (Tokyo JPX), Printed circuit devices using thermoplastic resin cover plate.
  4. Rostoker Michael (San Jose CA), Rigid backplane formed from a moisture resistant insulative material used to protect a semiconductor device.
  5. Mertol Atila, Stiffener with integrated heat sink attachment.

이 특허를 인용한 특허 (59)

  1. Seidenbinder, Regis; Lafabrie, Bryann; Tauvron, Fabrice; Dheripre, Cyrille; Delplace, David; Tunzini, Marc; Guillard, Romaric; Lopez, Ruth; Wen, Jie, Architecture of interconnected electronic power modules for rotary electrical machine, and rotary electrical machine comprising architecture of this type.
  2. Delaporte, Francis, Assembly of power circuits and numerical data printed on a multilayer board.
  3. Chin, Tou, Circuit assembly and electric junction box.
  4. Tomikawa,Tadashi; Kanou,Tomoki, Circuit configuration member and method of fabricating the same.
  5. McIlnay, Ronald G.; Abbbenhouse, Martin S., Circuit package and method for making the same.
  6. Wakabayashi, Hiroyuki; Ohta, Takashi, Combination structure of electronic equipment.
  7. Wakabayashi,Hiroyuki; Ohta,Takashi, Combination structure of electronic equipment.
  8. Ewe, Henrik; Mahler, Joachim, Component, power component, apparatus, method of manufacturing a component, and method of manufacturing a power semiconductor component.
  9. Lo Verde, Domenico; Bruno, Giuseppe, Electric connection structure for electronic power devices, and method of connection.
  10. Tokunaga, Shigetomi, Electronic circuit device.
  11. Morikita, Yutaka; Kataoka, Yuji, Electronic component module and method of manufacturing the electronic component module.
  12. Kashiwazaki, Atsushi; Tanaka, Yasumitsu, Electronic control device.
  13. Yamamoto, Ryo; Karashima, Toru; Fukuma, Yohei, Electronic device.
  14. Derovanessian, Henry; Mathews, Robin M., Electronic device cooling systems.
  15. Gerhaeusser, Martin; Kowatsch, Martin, Electronic module for operation in a transmission.
  16. Grant, William R.; Fissore, Sergio, Fan control circuit and package.
  17. Masataka Suzuki JP; Hirotoshi Oda JP; Hisafumi Maruo JP; Hiroyuki Ashiya JP; Yasutaka Nagaoka JP; Yayoi Maki JP, Heat radiation packaging structure for an electric part and packaging method thereof.
  18. Nakanishi, Hidetoshi; Miyazaki, Yuji, High power semiconductor device.
  19. Bayerer,Reinhold; Gabler,Volker; Licht,Thomas, High voltage module and method for producing same.
  20. Bayerer,Reinhold; Gabler,Volker; Licht,Thomas, High-voltage module and method for producing same.
  21. Tanaka, Naoya, IC device and method of manufacturing the same.
  22. Yamamoto, Ryo; Fukuma, Yohei; Morisawa, Yujin; Karashima, Toru, Keyboard.
  23. Yamamoto, Ryo; Karashima, Toru; Fukuma, Yohei; Morisawa, Yujin, Keyboard.
  24. Robert J. Wojnarowski ; Richard J. Uriarte ; Ferenc Horkay ; Pamela K. Benicewicz ; William P. Minnear, Led lead frame assembly.
  25. Radley, Ian; Bievenue, Thomas J.; Burdett, Jr., John H.; Gallagher, Brian W.; Shakshober, Stuart M.; Chen, Zewu, Method and device for cooling and electrically insulating a high voltage, heat-generating component such as an x-ray tube for analyzing fluid streams.
  26. Radley,Ian; Bievenue,Thomas J.; Burdett, Jr.,John H.; Gallagher,Brian W.; Shakshober,Stuart M.; Chen,Zewu, Method and device for cooling and electrically insulating a high-voltage, heat-generating component such as an x-ray tube for analyzing fluid streams.
  27. Inagaki, Tatsuya; Kohno, Toshio, Method for applying coating agent and electronic control unit.
  28. Tomikawa, Tadashi; Kanou, Tomoki, Method of fabricating circuit configuration member.
  29. Hedler, Harry; Haimerl, Alfred, Method of producing an electronic component with flexible bonding.
  30. Fujii, Yoshio; Hara, Shinji, Mounting structure of electronic components provided with heat sink.
  31. Hirai, Toshinari; Tsunoda, Tetsujiro; Ichimura, Toru; Yamamoto, Masanori; Fujita, Hiroshi, Power module.
  32. Iida,Masakazu; Ehira,Shinji, Power module and air conditioner.
  33. Nagatomo,Yoshiyuki; Nagase,Toshiyuki; Shimamura,Shoichi, Power module and power module with heat sink.
  34. Matsuo,Mitsuhiro; Handa,Hiroyuki; Yoshida,Koji; Ikeda,Satoshi; Takeshima,Yoshihiro, Power module and production method thereof.
  35. Kim, Tae Hyun; Kim, Kwang Soo; Yun, Sun Woo; Lee, Young Ki; Yoo, Do Jae, Power module package.
  36. Nagatomo Yoshiyuki,JPX ; Nagase Toshiyuki,JPX ; Kubo Kazuaki,JPX ; Shimamura Shoichi,JPX, Power module substrate.
  37. Hans-Peter Feustel DE; Friedrich Loskarn DE; Reinhard Ruckert DE, Power module with a circuit arrangement comprising active semiconductor components and passive components, and method for producing same.
  38. Dorn, Joerg; Kuebel, Thomas, Power semiconductor module.
  39. Kajiwara, Ryoichi; Suzuki, Kazuhiro; Ishii, Toshiaki; Itou, Kazutoshi, Power semiconductor module.
  40. Kim, Kwang Soo; Kim, Tae Hyun; Suh, Bum Seok; Jeong, In Wha; Lee, Young Ki, Power semiconductor module.
  41. Knapp, Wolfgang; Keser, Helmut, Power semiconductor module.
  42. Uwe Scheuermann DE, Power semiconductor module of high isolation strength.
  43. Goebl, Christian; Braml, Heiko, Power semiconductor module with a hermetically tight circuit arrangement and method for producing such a module.
  44. Uchiyama, Tomohiko; Murai, Yasuhiro, Printed circuit board and power supply device.
  45. Higashi, Kazushi; Yoshida, Kouichi; Ishitani, Shinji; Komyoji, Daido, Semiconductor device.
  46. Ikeda, Osamu; Kushima, Takayuki; Okubo, Shinji; Miyazaki, Takaaki, Semiconductor device.
  47. Shin Soyano JP, Semiconductor device.
  48. Tabata, Mituharu, Semiconductor device.
  49. Takahashi, Hideaki, Semiconductor device.
  50. Yamada, Takafumi, Semiconductor device.
  51. Nakao, Junichi, Semiconductor device and method of manufacturing the same.
  52. Koga,Masuo; Mizoshiri,Tetsuo; Hayashida,Yukimasa, Semiconductor device having a resistance for equalizing the current distribution.
  53. Sudo, Shingo; Ota, Tatsuo; Taniguchi, Nobutake; Yoshida, Hiroshi; Kashimoto, Hironori, Semiconductor device with thermoplastic resin to reduce warpage.
  54. Yasutomi, Goro; Morishita, Kazuhiro; Date, Ryutaro, Semiconductor module.
  55. Nobori, Kazuhiro; Sakai, Yosinori; Arisue, Kazuo, Semiconductor package.
  56. Sakai, Yoshinori; Nobori, Kazuhiro; Arisue, Kazuo, Semiconductor package and method of manufacturing semiconductor package.
  57. Watanabe,Hiromichi; Fukatsu,Yoshifumi; Kaino,Hideaki, Substrate for circuit wiring.
  58. Yamashita, Yoshihisa; Hirano, Koichi; Nakatani, Seiichi; Matsuo, Mitsuhiro, Thermally conductive substrate, thermally conductive substrate manufacturing method and power module.
  59. Yamashita,Yoshihisa; Hirano,Koichi; Nakatani,Seiichi; Matsuo,Mitsuhiro, Thermally conductive substrate, thermally conductive substrate manufacturing method and power module.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트