$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Configuration of programmable logic devices with routing core generators 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G06F-017/50
  • H03K-017/693
출원번호 US-0168300 (1998-10-07)
발명자 / 주소
  • Guccione Steven A.
  • Levi Delon
출원인 / 주소
  • Xilinx, Inc.
대리인 / 주소
    Maunu
인용정보 피인용 횟수 : 29  인용 특허 : 12

초록

A system and method for configuration of a programmable logic device using routing cores. A program executing on a processor includes instructions that select functions to be provided by the programmable logic device. The instructions invoke functions from a library of logic and router core generato

대표청구항

[ What is claimed is:] [10.]10. A system for run-time reconfiguration of a programmable logic device, comprising:a library of logic core generators and router core generators accessible for initiation by the application program and executable on the processor, each of the logic and router core gener

이 특허에 인용된 특허 (12)

  1. Sample Stephen P. (Mountain View CA) D\Amour Michael R. (Los Altos Hills CA) Payne Thomas S. (Union City CA), Apparatus for emulation of electronic hardware system.
  2. Casselman Steven M., Computer network of distributed virtual computers which are EAC reconfigurable in response to instruction to be executed.
  3. Casselman Steven Mark (Reseda CA), FPGA virtual computer for executing a sequence of program instructions by successively reconfiguring a group of FPGA in.
  4. Kean Thomas A. (Edinburgh GB6), Hierarchically connectable configurable cellular array.
  5. Aldebert Jeane-Paul,FRX ; Basso Claude,FRX ; Calvignac Jean,FRX ; Chemla Paul,FRX ; Orsatti Daniel,FRX ; Verplanken Fabrice,FRX ; Zunino Jean-Claude,FRX, Method and system for in-site and on-line reprogramming of hardware logics with remote loading in a network device.
  6. Kelem Steven H. (Los Altos Hills CA) Knapp Steven K. (Santa Clara CA), Method and system for propagating data type for circuit design from a high level block diagram.
  7. Guccione Steven A., Method for generating a software class compatible with two or more interpreters.
  8. Knapp Steven K. (Santa Clara CA) Seidel Jorge P. (San Jose CA) Kelem Steven H. (Los Altos Hills CA), Method for generating logic modules from a high level block diagram.
  9. Seidel Jorge P. (San Jose CA) Mandhania Arun K. (Milpitas CA), Method for implementing set/reset synchronously or asynchronously in a programmable logic device.
  10. Guccione Steven A., Method of designing FPGAs for dynamically reconfigurable computing.
  11. Guccione Steven A., Network configuration of programmable circuits.
  12. Greenbaum Jack E., Set of functions for mapping into cell based integrated circuits with fixed number of inputs.

이 특허를 인용한 특허 (29)

  1. Wingard, Drew E.; Tomlinson, Jay S., Communications system and method with multilevel connection identification.
  2. Wingard,Drew Eric; Rosseel,Geert Paul; Tomlinson,Jay S.; Robinson,Lisa A., Communications system and method with multilevel connection identification.
  3. Weber,Wolf Dietrich; Aras,Richard; Robinson,Lisa A.; Rosseel,Geert P.; Tomlinson,Jay S.; Wingard,Drew E., Communications system and method with non-blocking shared interface.
  4. Chen, Fei; Gao, Guang R., Data driven logic simulation.
  5. Lewis, David; Betz, Vaughn, Error correction for programmable logic integrated circuits.
  6. Lewis,David; Betz,Vaughn, Error correction for programmable logic integrated circuits.
  7. Ngo, Ninh D.; Lee, Andy L.; Veenstra, Kerry, Error detection on programmable logic resources.
  8. Ngo, Ninh D.; Lee, Andy L.; Veenstra, Kerry, Error detection on programmable logic resources.
  9. Ngo,Ninh D.; Lee,Andy L.; Veenstra,Kerry, Error detection on programmable logic resources.
  10. Stamm, Reto; McGloin, Ciaran; McNicholl, David, Instruction processor and programmable logic device cooperative computing arrangement and method.
  11. Wingard,Drew Eric; Meyer,Michael J.; Rosseel,Geert P.; Robinson,Lisa; Tomlinson,Jay, Logic system with configurable interface.
  12. Macias, Nicholas Jesse; Raju, Murali Dandu, Method and apparatus for automatic high-speed bypass routing in a cell matrix self-configurable hardware system.
  13. Sun, Chung, Method and apparatus for cascade programming a chain of cores in an embedded environment.
  14. Keller, Eric R.; Patterson, Cameron D., Method and apparatus for defining and modifying connections between logic cores implemented on programmable logic devices.
  15. Blodget, Brandon J., Method and apparatus for pre-routing dynamic run-time reconfigurable logic cores.
  16. Ganesan,Satish R.; Kasat,Amit; Thammanur,Sathyanarayanan; Mohan,Sundararajarao; Prabhu,Usha; Wittig,Ralph D., Method and apparatus for providing self-implementing hardware-software libraries.
  17. Sanders,Lester S., Method and system for re-targeting integrated circuits.
  18. Cooke, Laurence H.; Phillips, Christopher E.; Wong, Dale, Method for compiling high level programming languages into embedded microprocessor with multiple reconfigurable logic.
  19. Frost, Alan M.; Sundaresan, Smitha; Burnham, James L., Methods and systems for providing logic cores from third party logic core providers.
  20. Young,Jay T.; Lindholm,Jeffrey V.; Krishnamurthy,Sridhar, Methods of routing programmable logic devices to minimize programming time.
  21. James L. Burnham ; Gary R. Lawman ; Joseph D. Linoff, Methods to securely configure an FPGA to accept selected macros.
  22. Li, Dong; Zhou, Sheng; Neuendorffer, Stephen A., Operation processing for high level synthesis.
  23. Nayak, Anup; Lulla, Navaz; Ighani, Ramin; Nema, Rajiv, PLD configuration architecture.
  24. Bruneel, Karel, Parameterized configuration for a programmable logic device.
  25. Eric R. Keller ; Steven A. Guccione ; Delon Levi, Run-time routing for programmable logic devices.
  26. Metzgen, Paul, Software-to-hardware compiler with symbol set inference analysis.
  27. Metzgen, Paul, Software-to-hardware compiler with symbol set inference analysis.
  28. Eneboe, Michael; Hamlin, Christopher L., System and method for designing an integrated circuit.
  29. Timothy O. Price, System and method for interactive implementation and testing of logic cores on a programmable logic device.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로