$\require{mediawiki-texvc}$
  • 검색어에 아래의 연산자를 사용하시면 더 정확한 검색결과를 얻을 수 있습니다.
  • 검색연산자
검색연산자 기능 검색시 예
() 우선순위가 가장 높은 연산자 예1) (나노 (기계 | machine))
공백 두 개의 검색어(식)을 모두 포함하고 있는 문서 검색 예1) (나노 기계)
예2) 나노 장영실
| 두 개의 검색어(식) 중 하나 이상 포함하고 있는 문서 검색 예1) (줄기세포 | 면역)
예2) 줄기세포 | 장영실
! NOT 이후에 있는 검색어가 포함된 문서는 제외 예1) (황금 !백금)
예2) !image
* 검색어의 *란에 0개 이상의 임의의 문자가 포함된 문서 검색 예) semi*
"" 따옴표 내의 구문과 완전히 일치하는 문서만 검색 예) "Transform and Quantization"

특허 상세정보

Rapidly-readable register file

국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판) G06F-012/08    G06F-009/26    G11C-007/00   
미국특허분류(USC) 711/127 ; 712/022 ; 365/189.02
출원번호 US-0132314 (1998-08-11)
우선권정보 JP0354795 (1997-12-24)
발명자 / 주소
출원인 / 주소
대리인 / 주소
    Staas & Halsey LLP
인용정보 피인용 횟수 : 57  인용 특허 : 6
초록

The present invention discloses a register file in which a read access time is reduced, a data bus width is made expandable, more rapid decoding can be given at a time of data readout, and the whole logic unit is made higher in performance. For these purposes, in the register file of the invention, register arrays are classified into a plurality of banks, and a sense amplifier is provided for each of the banks. Further, the register file includes a decoder to select a word corresponding to a result of decoding of partial bits of a read address so as to r...

대표
청구항

[ What is claimed is:] [10.]10. A register file, comprisingregister arrays having a multiport configuration in which a read port and a write port are mounted and read accesses and write accesses independently and concurrently are made through the ports, the register arrays being classified into banks every predetermined number of words;sense amplifiers respectively provided for the banks;an in-bank word selecting decoder, directly connected to each bank, to decode partial bits of an address specifying a word to be read, and to select a word corresponding...

이 특허를 인용한 특허 피인용횟수: 57

  1. Ramchandran, Amit. Adaptable datapath for a digital processing system. USP2013028380884.
  2. Ramchandran, Amit. Adaptable datapath for a digital processing system. USP2015049015352.
  3. Ramchandran, Amit. Adaptable datapath for a digital processing system. USP2014048706916.
  4. Ramchandran, Amit. Adaptable datapath for a digital processing system. USP2009107606943.
  5. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter J.. Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2015109164952.
  6. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter J.. Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2013098543795.
  7. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James. Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2013098533431.
  8. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James. Adaptive integrated circuitry with heterogenous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2013098543794.
  9. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James. Adaptive processor for performing an operation with simple and complex units each comprising configurably interconnected heterogeneous elements. USP2013018356161.
  10. Master, Paul L.; Uvacek, Bohumir. Apparatus and method for adaptive multimedia reception and transmission in communication environments. USP2015049002998.
  11. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements. USP2016059330058.
  12. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements. USP2014118880849.
  13. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements. USP2012088250339.
  14. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, system and method for configuration of adaptive integrated circuitry having fixed, application specific computational elements. USP2017039594723.
  15. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, system and method for configuration of adaptive integrated circuitry having heterogeneous computational elements. USP2012078225073.
  16. Heidari, Ghobad; Chang, Kuor Hsin; Master, Paul L.; Hogenauer, Eugene B.; Scheuermann, Walter James. Communications module, device, and method for implementing a system acquisition function. USP2009117620097.
  17. Master, Paul L.; Watson, John. Configurable hardware based digital imaging apparatus. USP2009107609297.
  18. Scheuermann, W. James; Hogenauer, Eugene B.. Control node for multi-core system. USP20190110185502.
  19. Furtek, Frederick Curtis; Master, Paul L.. External memory controller. USP2012098266388.
  20. Furtek, Frederick Curtis; Master, Paul L.. External memory controller node. USP2014078769214.
  21. Furtek, Fredrick Curtis; Master, Paul L.. External memory controller node. USP2011077984247.
  22. Furtek, Fredrick Curtis; Master, Paul L.. External memory controller node. USP2011077979646.
  23. Scheuermann,Walter James. Hardware implementation of the secure hash standard. USP2009027489779.
  24. Scheuermann, W. James; Hogenauer, Eugene B.. Hardware task manager. USP2017059665397.
  25. Scheuermann, W. James; Hogenauer, Eugene B.. Hardware task manager. USP2012068200799.
  26. Scheuermann, W. James; Hogenauer, Eugene B.. Hardware task manager. USP2010017653710.
  27. Scheuermann, W. James; Hogenauer, Eugene B.. Hardware task manager. USP2014078782196.
  28. Sambhwani, Sharad; Heidari, Ghobad. Low I/O bandwidth method and system for implementing detection and identification of scrambling codes. USP2013058442096.
  29. Sambhwani, Sharad; Heidari, Ghobad. Low I/O bandwidth method and system for implementing detection and identification of scrambling codes. USP2010027668229.
  30. Sambhwani,Sharad; Heidari,Ghobad. Low I/O bandwidth method and system for implementing detection and identification of scrambling codes. USP2009037512173.
  31. Brooks, David M.; Tiwari, Vivek. Memory structures having selectively disabled portions for power conservation. USP2003066577524.
  32. Yeung, Gus; Bohra, Fakhruddin Ali; Bhargava, Mudit; Chen, Andy Wangkun; Chong, Yew Keong. Memory with multiple write ports. USP2017089721624.
  33. Durham, Christopher M.; Patel, Parsotam T.. Method and apparatus for transmitting data that utilizes delay elements to reduce capacitive coupling. USP2004126832277.
  34. Master, Paul L.. Method and system for achieving individualized protected space in an operating system. USP2010027660984.
  35. Master, Paul L.. Method and system for creating and programming an adaptive computing engine. USP2011017865847.
  36. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L.. Method and system for managing hardware resources to implement system functions using an adaptive computing architecture. USP2015059037834.
  37. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L.. Method and system for managing hardware resources to implement system functions using an adaptive computing architecture. USP2016079396161.
  38. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L.. Method and system for managing hardware resources to implement system functions using an adaptive computing architecture. USP2013118589660.
  39. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L.. Method and system for managing hardware resources to implement system functions using an adaptive computing architecture. USP2010077752419.
  40. Scheuermann, W. James. Method and system for reconfigurable channel coding. USP2014078767804.
  41. Scheuermann, W. James. Method and system for reconfigurable channel coding. USP2012088249135.
  42. Scheuermann, W. James. Method and system for reconfigurable channel coding. USP2010107809050.
  43. Scheuermann, W. James. Method and system for reconfigurable channel coding. USP2010107822109.
  44. Master,Paul L.; Hogenauer,Eugene; Wu,Bicheng William; Chuang,Dan MingLun; Freeman Benson,Bjorn. Method, system and program for developing and scheduling adaptive integrated circuity and corresponding control or configuration information. USP2009017478031.
  45. Kumar, Sudarshan; Mehta, Gaurav G.; Madhyastha, Sadhana; Lan, Jiann-Cherng. Multi-entry register cell. USP2003096628539.
  46. Naffziger, Samuel D.. Multi-port computer register file having shared word lines for read and write ports and storage elements that power down or enter a high-impendance state during write operations. USP2003046556501.
  47. Zoso, Luciano; Chin, Allan P.; Lester, David P.. NICAM processing method. USP2010017653448.
  48. Master, Paul L.. Profiling of software and circuit designs utilizing data operation analyses. USP2012098276135.
  49. Swanson, Jeffrey C.; Sharma, Debendra Das; Jones, Jason. Reconfigurable FIFO interface to support multiple channels in bundled agent configurations. USP2003076594714.
  50. Mochizuki,Akira. Register file and method for designing a register file. USP2007127313768.
  51. Ingle, Ajay Anant; Hoffman, Marc M.; Mathew, Deepak. Selective coupling of an address line to an element bank of a vector register file. USP2016029268571.
  52. Master,Paul L.; Watson,John. Storage and delivery of device features. USP2009027493375.
  53. Master, Paul L.; Watson, John. System for adapting device standards after manufacture. USP2009107602740.
  54. Master, Paul L.; Watson, John. System for authorizing functionality in adaptable hardware devices. USP201109E042743.
  55. Circello, Joseph C.; McCarthy, Daniel M.; Cloetens, Henri; Woo, Nancy H.; Hooser, Bridget C.. System having user programmable addressing modes and method therefor. USP2004076766433.
  56. Katragadda, Ramana; Spoltore, Paul; Howard, Ric. Task definition for specifying resource requirements. USP2012018108656.
  57. Burda, Gregory Christopher; McIlvaine, Michael Scott; Nunamker, Nathan Samuel; Kolla, Yeshwant Nagaraj. Write-through-read (WTR) comparator circuits, systems, and methods use of same with a multiple-port file. USP2013118578117.