$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Power-and speed-efficient data storage/transfer architecture models and design methodologies for programmable or reusable multi-media processors

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G06F-009/44
출원번호 US-0196645 (1998-11-19)
발명자 / 주소
  • Catthoor Francky,BEX
  • Miranda Miguel,BEX
  • Janssens Stefan,BEX
  • De Man Hugo,BEX
출원인 / 주소
  • Interuniversitair Micro-Elecktronica Centrum (IMEC), BEX
대리인 / 주소
    Knobbe, Martens, Olson & bear, LLP
인용정보 피인용 횟수 : 93  인용 특허 : 7

초록

A programmable processing engine and a method of operating the same is described, the processing engine including a customized processor, a flexible processor and a data store commonly sharable between the two processors. The customized processor normally executes a sequence of a plurality of pre-cu

대표청구항

[ What we claim is:] [1.]1. A programmable processing engine, the processing engine including a customized processor, a flexible processor and a data store commonly sharable between the two processors, the customized processor normally executing a sequence of a plurality of pre-customized routines t

이 특허에 인용된 특허 (7)

  1. Thantrakul Virat, Device and process for in-system programming electrically erasable and programmable non-volatile memory.
  2. Song Seungyoon Peter ; Mohamed Moataz A. ; Park Heonchul ; Nguyen Le T. ; Van Aken Jerry R. ; Forin Alessandro ; Raffman Andrew R., Efficient context saving and restoring in a multi-tasking computing system environment.
  3. Slavenburg Gerrit Ary ; van der Muelen Pieter ; Cho Yong H. ; Mehra Vijay K. ; Lee Yen C., Method and apparatus for custom operations.
  4. Kullick Steven ; Titus Diane, Method and apparatus for managing and automatically updating software programs.
  5. Apfel Darren A. ; Mathieu Michael C. ; Williams Lydja K., Method and system for installing and updating program module components.
  6. De Lange Alphonsius A. J.,NLX ; De With Peter H. N.,NLX, Multi-media processor architecture with high performance-density.
  7. Brooks Evan ; Padula Thomas J. ; Currie Robert E. ; Richert Peter A., System and method for distributing processing among one or more processors.

이 특허를 인용한 특허 (93)

  1. Ghose, Kanad, Apparatus and method for efficient scheduling of tasks.
  2. Ghose, Kanad, Apparatus and method for efficient scheduling of tasks.
  3. Michael S. Schlansker ; Vinod K. Kathail ; Greg Snider ; Shail Aditya Gupta ; Scott A. Mahlke ; Santosh Abraham, Automated design of processor systems using feedback from internal measurements of candidate systems.
  4. Nemirovsky,Mario; Sankar,Narendra; Nemirovsky,Adolfo; Musoll,Enric, Background memory manager that determines if data structures fits in memory with memory state transactions map.
  5. Kanapathippillai,Ruban; Ganapathy,Kumar; Nguyen,Thu; Venkatraman,Siva; Philhower, III,Earle F.; Mehta,Manoj; Malich,Kenneth, Bus state keepers.
  6. Wolrich,Gilbert; Bernstein,Debra; Adiletta,Matthew J., Communication between processors.
  7. Boll,Gunnar; B체rck,Axel; Lucioni,Gonzalo, Communication device configured for real time processing of user data to be transmitted.
  8. Weber,Wolf Dietrich; Aras,Richard; Robinson,Lisa A.; Rosseel,Geert P.; Tomlinson,Jay S.; Wingard,Drew E., Communications system and method with non-blocking shared interface.
  9. Gazdzinski, Robert F., Computerized apparatus with ingestible probe.
  10. Gazdzinski, Robert F., Computerized information collection and processing apparatus.
  11. Gazdzinski, Robert F., Computerized information collection and processing apparatus.
  12. Gazdzinski, Robert F., Computerized information collection and processing apparatus and methods.
  13. Musoll, Enrique; Melvin, Stephen; Nemirovsky, Mario D., Context selection and activation mechanism for activating one of a group of inactive contexts in a processor core for servicing interrupts.
  14. Musoll,Enrique; Nemirovsky,Mario; Melvin,Stephen, Context selection and activation mechanism for activating one of a group of inactive contexts in a processor core for servicing interrupts.
  15. Belhaj, Said O., DSP emulating a microcontroller.
  16. Greenberg,Craig B., Demodulation of multi-user, multi-protocol data in a reconfigurable datapath.
  17. Nakajima,Hiroyuki, Designing system and method for designing a system LSI.
  18. Chen, Song; Chou, Paul L.; Woodthorpe, Christopher C.; Balasubramonian, Venugopal; Rieken, Keith, Distributed micro instruction set processor architecture for high-efficiency signal processing.
  19. Chen, Song; Chou, Paul L.; Woodthorpe, Christopher C.; Balasubramonian, Venugopal; Rieken, Keith, Distributed micro instruction set processor architecture for high-efficiency signal processing.
  20. Chen, Song; Chou, Paul L.; Woodthorpe, Christopher C.; Balasubramonian, Venugopal; Rieken, Keith, Distributed micro instruction set processor architecture for high-efficiency signal processing.
  21. Chen, Song; Chou, Paul L.; Woodthorpe, Christopher C.; Balasubramonian, Venugopal; Rieken, Keith, Distributed micro instructions set processor architecture for high-efficiency signal processing.
  22. Chen, Song; Chou, Paul L.; Woodthorpe, Christopher C.; Balasubramonian, Venugopal; Rieken, Keith, Distributed micro instructions set processor architecture for high-efficiency signal processing.
  23. Gazdzinski, Robert F., Endoscopic smart probe and method.
  24. Gazdzinski, Robert F., Endoscopic smart probe and method.
  25. Gazdzinski, Robert F., Endoscopic smart probe and method.
  26. Gazdzinski,Robert F., Endoscopic smart probe and method.
  27. Ghose, Kanad, Energy aware processing load distribution system and method.
  28. Musoll,Enrique; Nemirovsky,Mario; Melvin,Stephen, Extended instruction set for packet processing applications.
  29. Hooper,Donald F.; Wilde,Myles J.; Adiletta,Matthew J.; Wolrich,Gilbert, Flow control in a network environment.
  30. Musoll, Enrique, Functional validation of a packet management unit.
  31. Musoll,Enrique, Functional validation of a packet management unit.
  32. Pritchard,Jeffrey Orion; Wayne,Todd, Generating components on a programmable device using a high-level language.
  33. Pritchard,Jeffrey Orion; Lau,David James; Allen,Timothy P., Hardware acceleration of high-level language code sequences on programmable devices.
  34. Giacalone, Jean-Pierre; Daniel, Herve, Hardware extensions for image and video processing.
  35. Kanapathippillai,Ruban; Ganapathy,Kumar; Nguyen,Thu; Venkatraman,Siva; Philhower, III,Earle F.; Mehta,Manoj; Malich,Kenneth, IC memory complex with controller for clusters of memory blocks I/O multiplexed using collar logic.
  36. Muramatsu, Shoji; Kobayashi, Yoshiki; Hirose, Kenji; Sakimura, Shigetoshi, Image processing apparatus and image processing system using the apparatus.
  37. Shoji Muramatsu JP; Yoshiki Kobayashi JP; Kenji Hirose JP; Shigetoshi Sakimura JP, Image processing apparatus and image processing system using the apparatus.
  38. Gazdzinski, Robert F., Ingestible probe with agent delivery.
  39. Henkel, Joerg, Low power hardware/software partitioning approach for core-based embedded systems.
  40. Kissell,Kevin D., Mechanism for proxy management of multiprocessor storage hierarchies.
  41. Kissell,Kevin D., Mechanism for proxy management of multiprocessor virtual memory.
  42. Wheeler,William R.; Burres,Bradley; Adiletta,Matthew J.; Wolrich,Gilbert, Memory controller for processor having multiple multithreaded programmable units.
  43. Wheeler, William R.; Burres, Bradley; Adiletta, Matthew J.; Wolrich, Gilbert, Memory controllers for processor having multiple programmable units.
  44. Wolrich, Gilbert; Bernstein, Debra; Cutter, Daniel; Dolan, Christopher; Adiletta, Matthew J., Memory mapping in a processor having multiple programmable units.
  45. Wolrich, Gilbert; Bernstein, Debra; Cutter, Daniel; Dolan, Christopher; Adiletta, Matthew J., Memory mapping in a processor having multiple programmable units.
  46. Wolrich, Gilbert; Bernstein, Debra; Cutter, Daniel; Dolan, Christopher; Adiletta, Matthew J., Memory mapping in a processor having multiple programmable units.
  47. Wolrich, Gilbert; Bernstein, Debra; Cutter, Daniel; Dolan, Christopher; Adiletta, Matthew J., Memory mapping in a processor having multiple programmable units.
  48. Wolrich, Gilbert; Bernstein, Debra; Cutter, Daniel; Dolan, Christopher; Adiletta, Matthew J., Memory mapping in a processor having multiple programmable units.
  49. Wolrich, Gilbert; Bernstein, Debra; Cutter, Daniel; Dolan, Christopher; Adiletta, Matthew J., Memory mapping in a processor having multiple programmable units.
  50. Musoll,Enrique; Nemirovsky,Mario, Method and apparatus for allocating and de-allocating consecutive blocks of memory in background memo management.
  51. Gamsa, Benjamin; Chiu, Gordon Raymond, Method and apparatus for automatically configuring memory size.
  52. Wolrich, Gilbert; Bernstein, Debra; Adiletta, Matthew J.; Hooper, Donald F., Method and apparatus for gigabit packet assignment for multithreaded packet processing.
  53. Damron, Peter C., Method and apparatus for inserting data prefetch operations using data flow analysis.
  54. Sampath,Nandakumar; Musoll,Enrique; Melvin,Stephen; Nemirovsky,Mario, Method and apparatus for non-speculative pre-fetch operation in data packet processing.
  55. Sampath,Nandakumar; Musoll,Enrique; Melvin,Stephen; Nemirovsky,Mario, Method and apparatus for non-speculative pre-fetch operation in data packet processing.
  56. Musoll, Enrique; Nemirovsky, Mario, Method and apparatus for optimizing selection of available contexts for packet processing in multi-stream packet processing.
  57. Musoll, Enrique; Melvin, Stephen; Nemirovsky, Mario, Method and apparatus for overflowing data packets to a software-controlled memory when they do not fit into a hardware-controlled memory.
  58. Musoll,Enrique; Melvin,Stephen; Nemirovsky,Mario, Method and apparatus for overflowing data packets to a software-controlled memory when they do not fit into a hardware-controlled memory.
  59. Musoll,Enrique; Yeh,Thomas Y.; Nemirovsky,Mario, Method and apparatus for preventing undesirable packet download with pending read/write operations in data packet processing.
  60. Warnes, Peter, Method and apparatus for processor code optimization using code compression.
  61. Warnes,Peter, Method and apparatus for processor code optimization using code compression.
  62. Musoll,Enrique; Nemirovsky,Mario; Melvin,Stephen, Method for allocating memory space for limited packet head and/or tail growth.
  63. Musoll,Enrique; Nemirovsky,Mario; Melvin,Stephen, Method for allocating memory space for limited packet head and/or tail growth.
  64. Henkel, J?rg; Givargis, Tony; Vahid, Frank, Method for core-based system-level power modeling using object-oriented techniques.
  65. Nakajima,Hiroyuki, Method for designing a system LSI.
  66. Yen-Son Huang ; Chia-Huei Lee ; Changson Teng, Method for functional verification of VLSI circuit designs utilizing reusable functional blocks or intellectual property cores.
  67. Nemirovsky, Mario; Sankar, Narendra; Nemirovsky, Adolfo; Musoll, Enric, Methods and apparatus for managing a buffer of events in the background.
  68. Nemirovsky,Mario; Sankar,Narendra; Nemirovsky,Adolfo; Musoll,Enric, Methods and apparatus for managing a buffer of events in the background.
  69. Gazdzinski, Robert F., Methods of processing data obtained from medical device.
  70. Gazdzinski, Robert F., Methods of processing data obtained from medical device.
  71. Bernstein,Debra; Hooper,Donald F.; Adiletta,Matthew J.; Wolrich,Gilbert; Wheeler,William, Microengine for parallel processor architecture.
  72. Hooper,Donald F.; Adiletta,Matthew J., Multi-threaded round-robin receive for fast network port.
  73. Hooper,Donald F.; Adiletta,Matthew J.; Wolrich,Gilbert M., Multi-threaded sequenced receive for fast network port stream of packets.
  74. Hooper,Donald F.; Kalkunte,Suresh, Multiple calendar schedule reservation structure and method.
  75. Tanaka,Ryuta; Kumamoto,Norichika; Tsuruta,Toru; Tanaka,Ritsuko; Iwasaki,Nobuyuki; Ishihara,Teruo, Multiprocessor system, multiprocessor control method, and multiprocessor control program retaining computer-readable recording medium.
  76. Hooper,Donald F.; Hirnak,Stephanie L., Multiprotocol decapsulation/encapsulation control structure and packet protocol conversion method.
  77. Wolrich, Gilbert; Bernstein, Debra; Adiletta, Matthew J.; Wheeler, William, Parallel multi-threaded processing.
  78. Wolrich, Gilbert; Bernstein, Debra; Adiletta, Matthew J., Port blocking technique for maintaining receive packet ordering for a multiple ethernet port switch.
  79. Hooper,Donald F.; Rosenbluth,Mark B.; Wolrich,Gilbert; Adiletta,Matthew J.; Wilkinson, III,Hugh M.; Kushlis,Robert J., Processing a data packet.
  80. Cumplido,Rene; Goodall,Roger; Jones,Simon, Processor apparatus and methods optimized for control applications.
  81. Maeda,Masaki; Morishita,Hiroyuki; Tanaka,Takeshi; Kiyohara,Tokuzo, Processor system with an improved instruction decode control unit that controls data transfer between processor and coprocessor.
  82. Wolrich, Gilbert; Bernstein, Debra; Adiletta, Matthew; Wheeler, William, Providing real-time control data for a network processor.
  83. Nemirovsky, Mario; Musoll, Enric; Melvin, Stephen; Sankar, Narendra; Sampath, Nandakumar; Nemirovsky, Adolfo, Queueing system for processors in packet routing operations.
  84. Nemirovsky, Mario; Musoll, Enric; Melvin, Stephen; Sankar, Narendra; Sampath, Nandakumar; Nemirovsky, Adolfo, Queueing system for processors in packet routing operations.
  85. Nemirovsky,Mario; Musoll,Enric; Melvin,Stephen; Sankar,Narendra; Sampath,Nandakumar; Nemirovsky,Adolfo, Queueing system for processors in packet routing operations.
  86. Wheeler,William R.; Burres,Bradley; Adiletta,Matthew J.; Wolrich,Gilbert, SDRAM controller for parallel processor architecture.
  87. Pritchard,J. Orion; Wayne,Todd, Scheduling logic on a programmable device implemented using a high-level language.
  88. Kalkunte,Suresh S.; Hooper,Donald F., Scheduling system for transmission of cells to ATM virtual circuits and DSL ports.
  89. Adiletta,Matthew J.; Wheeler,William; Redfield,James; Cutter,Daniel; Wolrich,Gilbert, Sram controller for parallel processor architecture including a read queue and an order queue for handling requests.
  90. Ghose, Kanad, System and method for activation of a plurality of servers in dependence on workload trend.
  91. Passerone,Roberto; Rowson,James A.; Sangiovanni Vincentelli,Alberto, System and method for automatically synthesizing interfaces between incompatible protocols.
  92. Wolrich,Gilbert; Bernstein,Debra; Hooper,Donald; Adiletta,Matthew J.; Wheeler,William, Thread signaling in multi-threaded processor.
  93. Kanapathippillai,Ruban; Ganapathy,Kumar; Nguyen,Thu; Venkatraman,Siva; Philhower, III,Earle F.; Mehta,Manoj; Malich,Kenneth, Unified shared pipeline allowing deactivation of RISC/DSP units for power saving.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트