$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Heat-dissipating structure for integrated circuit package 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H05K-007/20
출원번호 US-0470066 (1999-12-22)
우선권정보 TW8104406 (1999-03-20)
발명자 / 주소
  • Lai Jeng Yuan,TWX
  • Huang Chien Ping,TWX
출원인 / 주소
  • Siliconware Precision Industries, Co., Ltd., TWX
대리인 / 주소
    Corless
인용정보 피인용 횟수 : 46  인용 특허 : 17

초록

A heat-dissipating structure is designed for use on an integrated circuit (IC) package, such as a BGA (Ball Grid Array) integrated circuit package, for heat dissipation from the integrated circuit package during operation. The heat-dissipating structure includes a heat-conductive piece having a firs

대표청구항

[ What is claimed is:] [1.]1. A heat dissipating structure for use in an integrated circuit package having an integrated circuit chip for heat dissipation from the integrated circuit chip, which comprises:a heat-conductive piece having a first side and a second side, with the first side being expose

이 특허에 인용된 특허 (17)

  1. Toy Hilton T. ; Edwards David L. ; Shih Da-Yuan ; Giri Ajay P., Adhesion promoting layer for bonding polymeric adhesive to metal and a heat sink assembly using same.
  2. Riley John B., Attachment assembly for integrated circuits.
  3. Covell ; II James H. ; Bolde Lannie R. ; Edwards David L. ; Goldmann Lewis S. ; Gruber Peter A. ; Toy Hilton T., Cast metal seal for semiconductor substrates and process thereof.
  4. Daves Glenn G. ; Edwards David L., Customizable lid for improved thermal performance of modules using flip chips.
  5. Edwards Steven F. (702 N. Oak Cliff Blvd. Dallas TX 75208) Maier Peter (Hugo Dietz Str. 19 8650 Lauf DEX) Shultz-Harder Jurgen (Hugo Dietz Str. 32 8650 Lauf DEX), Direct bonded heat spreader.
  6. Belopolsky Yakov (Hockessin DE), Electronic assembly with optimum heat dissipation.
  7. Anschel Morris (Binghamton NY) Sammakia Bahgat G. (Johnson City NY), Electronic package with heat spreader member.
  8. Toy Hilton T. ; Pompeo Frank L., Enhanced protection of semiconductors with dual surface seal.
  9. Ehlert Michael R. (Beaverton OR) Helderman Earl R. (Hillsboro OR), Heat sink device using composite metal alloy.
  10. Dolbear Thomas P., Heat transfer apparatus which accommodates elevational disparity across an upper surface of a surface-mounted semiconduc.
  11. Patil Sadanand (San Jose CA) Murphy Adrian (San Jose CA) Newman Keith (Sunnyvale CA), Integral dam and heat sink for semiconductor device assembly.
  12. Palmer Mark J., Integrated circuit package with a heat spreader coupled to a pair of electrical devices.
  13. Dawson ; deceased Peter F. (late of Portola Valley CA by Shirley B. Dawson ; executrix ) Leibovitz Jacques (San Jose CA) Nagesh Voddarahalli K. (Cupertino CA), Low cost, high thermal performance package for flip chips with low mechanical stress on chip.
  14. Kozono Hiroyuki (Oomiya JPX) Sako Shigeki (Yokohama JPX) Sawaya Hiromichi (Kawasaki JPX), Semiconductor chip mounting sector.
  15. Schneider Mark R. (San Jose CA) Trabucco Robert T. (Los Altos CA), Semiconductor device package fabrication method and apparatus.
  16. McMahon John Francis, Shared socket multi-chip module and/or piggyback pin grid array package.
  17. Mahulikar Deepak (Meriden CT) Crane Jacob (Woodbridge CT) Khan Abid A. (Godfrey IL), Thermal performance package for integrated circuit chip.

이 특허를 인용한 특허 (46)

  1. Fan, Chun Ho; Martin, Joseph Andrew; Sze, Ming Wang; Yeung, Tak Sang, Ball grid array package.
  2. Fan, Chun Ho; Martin, Joseph Andrew; Sze, Ming Wang; Yeung, Tak Sang, Ball grid array package.
  3. Fan,Chun Ho; Lam,Wing Keung; Sze,Ming Wang; Labeeb,Sadak Thamby; McLellan,Neil; Kirloskar,Mohan, Ball grid array package and process for manufacturing same.
  4. Fan,Chun Ho; McLellan,Neil; Tsang,Kwok Cheung, Ball grid array package and process for manufacturing same.
  5. Kirloskar, Mohan; Fan, Chun Ho; McLellan, Neil, Ball grid array package and process for manufacturing same.
  6. Fan,Chun Ho; Lam,Wing Keung; Sze,Ming Wang; Labeeb,Sadak Thamby; McLellan,Neil; Kirloskar,Mohan, Ball grid array package that includes a collapsible spacer for separating die adapter from a heat spreader.
  7. McLellan, Neil; Sze, Ming Wang; Tsang, Kwok Cheung; Lam, Wing Keung; Tam, Wai Kit, Ball grid array package with improved thermal characteristics.
  8. Mark J. Skrzypchak, Bladder insert for encapsulant displacement.
  9. Hsu, Han Cheng; Yeh, Ting Chang, Chip package device and manufacturing method thereof.
  10. Zafer S. Kutlu, Enhanced laminate flipchip package using a high CTE heatspreader.
  11. Murphy, William E.; Riegle, Ryan S.; Shields, Richard; Vos, David L., Enhanced reliability semiconductor package.
  12. Combs, Edward G.; Sheppard, Robert P.; Pun, Tai Wai; Ng, Hau Wan; Fan, Chun Ho; McLellen, Neil Robert, Enhanced thermal dissipation integrated circuit package.
  13. Chien-Ping Huang TW; Tzong-Da Ho TW; Cheng-Hsu Hsiao TW, Fabricating method for semiconductor package.
  14. Huang,Chien Ping; Ho,Tzong Da; Hsiao,Cheng Hsu, Fabrication method of semiconductor package with heat sink.
  15. Wen-Sen Tang TW; Shih-Kuang Chiu TW, Flip-chip bonding structure with stress-buffering property and method for making the same.
  16. Liao, Chun Ming; Huang, Chien Ping; Tsai, Ho Yi; Hsiao, Cheng Hsu, Heat dissipation semiconductor package.
  17. Arcedera, Adrian; Kanuparthi, Sasanka Laxmi Narasimha, Heat spreader package.
  18. Arcedera, Adrian; Kanuparthi, Sasanka Laxmi Narasimha, Heat spreader package and method.
  19. Vodrahalli,Nagesh; Sur,Biswajit, High performance thermal interface curing process for organic flip chip packages.
  20. Pedron, Serafin; McLellan, Neil Robert; Yee, Lin Tsui, Integrated circuit package and method of manufacturing the integrated circuit package.
  21. McLellan,Neil; Lin,Geraldine Tsui Yee; Fan,Chun Ho; Kirloskar,Mohan; Varga,Ed A., Integrated circuit package and process for fabricating the same.
  22. McLellan,Neil; Lin,Geraldine Tsui Yee; Fan,Chun Ho; Kirloskar,Mohan; Varga,Ed A., Integrated circuit package with partially exposed contact pads and process for fabricating the same.
  23. Rumer, Christopher L.; Houle, Sabina J.; Jayaraman, Saikumar; Koning, Paul A.; Dani, Ashay, Integrated heat spreader, heat sink or heat pipe with pre-attached phase change thermal interface material and method of making an electronic assembly.
  24. Rumer,Christopher L.; Houle,Sabina J.; Jayaraman,Saikumar; Koning,Paul A.; Dani,Ashay, Integrated heat spreader, heat sink or heat pipe with pre-attached phase change thermal interface material and method of making an electronic assembly.
  25. Jafari,Behdad; Singh,Inderjit, Method and apparatus for heat dissipation.
  26. DiStefano, Eric; Chang, Je-Young, Method and apparatus for protecting thermal interfaces.
  27. Combs,Edward G.; Sheppard,Robert P.; Pun,Tai Wai; Ng,Hau Wang; Fan,Chun Ho; McLellen,Neil Robert, Method of manufacturing an enhanced thermal dissipation integrated circuit package.
  28. McLellan, Neil Robert; Fan, Chun Ho; Combs, Edward G.; Cheung, Tsang Kwok; Keung, Chow Lap; Labeeb, Sadak Thamby, Method of manufacturing an integrated circuit package.
  29. Fan,Chun Ho; Kirloskar,Mohan; McLellan,Neil, Process for fabricating an integrated circuit package with reduced mold warping.
  30. Fan, Chun Ho; Labeeb, Sadak Thamby; Sze, Ming Wang, Process for manufacturing ball grid array package.
  31. Murphy, William E.; Riegle, Ryan S.; Shields, Richard W.; Vos, David L., Reliability enhancement process.
  32. Abe, Youichi; Sato, Yuko, Semiconductor device.
  33. Hideko Ando JP; Hiroshi Kikuchi JP; Toshihiko Sato JP; Tetsuya Hayashida JP, Semiconductor device and manufacturing method thereof.
  34. Ohgiyama Kenji,JPX, Semiconductor device and method of manufacturing the same.
  35. Sato,Nobuyuki, Semiconductor module.
  36. Eguchi, Shuji; Nagai, Akira; Akahoshi, Haruo; Ueno, Takumi; Satoh, Toshiya; Ogino, Masahiko; Nishimura, Asao; Anjo, Ichiro; Tanaka, Hideki, Semiconductor module and method of mounting.
  37. Eguchi, Shuji; Nagai, Akira; Akahoshi, Haruo; Ueno, Takumi; Satoh, Toshiya; Ogino, Masahiko; Nishimura, Asao; Anjo, Ichiro; Tanaka, Hideki, Semiconductor module and mounting method for same.
  38. Eguchi, Shuji; Nagai, Akira; Akahoshi, Haruo; Ueno, Takumi; Satoh, Toshiya; Ogino, Masahiko; Nishimura, Asao; Anjo, Ichiro; Tanaka, Hideki, Semiconductor module and mounting method for same.
  39. Nishikawa,Masataka, Semiconductor module and production method therefor and module for IC cards and the like.
  40. Sato,Nobuyuki, Semiconductor module having heat sink serving as wiring line.
  41. Miks, Jeffrey A.; Lim, Jui Min, Semiconductor package having a heat spreader with an exposed exterion surface and a top mold gate.
  42. Seo,Jeong Woo, Semiconductor package with heat dissipating structure and method of manufacturing the same.
  43. Huang, Chien-Ping; Ho, Tzong-Da; Hsiao, Cheng-Hsu, Semiconductor package with heat sink.
  44. Baek, Joong Hyun; Lee, Hee Jin, Wafer stacked package having vertical heat emission path and method of fabricating the same.
  45. Baek, Joong-Hyun; Lee, Hee-Jin, Wafer stacked package waving bertical heat emission path and method of fabricating the same.
  46. Baek, Joong-Hyun; Lee, Hee-Jin, Wafer stacked package waving bertical heat emission path and method of fabricating the same.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로