$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Method and apparatus for adaptable digital protocol processing 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G06F-013/00
출원번호 US-0606714 (1996-02-26)
발명자 / 주소
  • Master Paul L.
  • Hatley William T.
  • Scheuermann II Walter J.
  • Goodman Margaret J.
출원인 / 주소
  • ARGOSystems, Inc.
대리인 / 주소
    Wilson Sonsini Goodrich & Rosati
인용정보 피인용 횟수 : 102  인용 특허 : 86

초록

Processor methods and apparatus for adaptable network processing having speed advantages often associated with hardware implementations of network processing code or logic, as is often achieved using ASICs, for example, but at the same time having reconfigurability advantages often associated with s

대표청구항

[ What is claimed is:] [1.]1. A network processor comprising:a computer system;an adaptable hardware device having an information input wherein the adaptable hardware device provides configurable logic;an input/output module coupled to the information input of the adaptable hardware device such that

이 특허에 인용된 특허 (86)

  1. Williams Stephen J. (Denver CO) Traster Elden D. (Richardson TX), Adaptive digital network interface.
  2. Williams Stephen J. (Denver CO) Traster Elden D. (Richardson TX), Adaptive digital network interface.
  3. Williams Stephen J. (Denver CO) Traster Elden D. (Richardson TX), Adaptive digital network interface.
  4. Bales Bruce M. (Louisville CO) Thieler Stephen M. (Boulder CO), Adjustment of call bandwidth during a communication call.
  5. Tyburski Edward (San Diego CA) Hartmann Paul R. (Escondido CA), Alarm correlation system for a telephone network.
  6. Szymborski Robert C. (Bloomington MN) Gjerde ; Jr. Kenneth D. (Minneapolis MN) Mullin Jeffrey D. (Roseville MN) Finnegan Shawn P. (Mendota Heights MN) Clark Tracy (Bloomington MN) Helgeson Lonnie J. , Apparatus for analyzing communication networks.
  7. Ting Benjamin S. (Saratoga CA), Architecture and interconnect scheme for programmable logic circuits.
  8. Knox Michael Dwayne (Fishers IN) Dinwiddie Aaron Hal (Fishers IN) Duffield David Jay (Indianapolis IN) Filliman Paul Dean (Indianapolis IN), Bit-mapped on-screen-display device for a television receiver.
  9. Johnston Cesar A. (Morristown NJ) Smith David J. (Scotch Plains NJ) Young ; Jr. Kenneth C. (Morris Plains NJ), Broadband ISDN processing method and system.
  10. Bennett Donald B. (Burnsville MN) Thorsrud Lee T. (Saint Paul MN) Petschauer Thomas W. (Bloomington MN), Bus error detection employing parity verification.
  11. Cooley Bradford S. (Richardson TX), Clock disabling circuit.
  12. Maher John W. (Woodstock IL) Ranz Stephen J. (Elmhurst IL), Communication system interface module for use within a communication system network.
  13. Maher John W. (Woodstock IL), Communication system network.
  14. Maher John W. (Woodstock IL) Christensen Laura (Mt. Prospect IL) Lohrbach Jeffrey (Elgin IL), Communication system network having communication system fallback operation.
  15. Maher John W. (Woodstock IL) Christensen Laura (Mt. Prospect IL) Zuckerman Ronald M. (Schaumburg IL), Communication system network having self address information.
  16. Maher John W. (1948 Tappan St. Woodstock IL 60098) Errico James H. (3126 N. Sheffield Ave. Chicago IL 60657) Henderson ; Jr. James A. (110 Seton Streamwood IL 60103) Bloomstein Theodore M. (143 Alban, Communication system network interconnecting a plurality of communication systems.
  17. Jestice Calvin V. (Hoffman Estates IL) Maher John W. (Woodstock IL) Christensen Laura (Mt. Prospect IL), Communication system network that includes a BIM status update method.
  18. Jestice Calvin B. (Hoffman Estates IL) Ranz Stephen J. (Elmhurst IL) Maher John W. (Woodstock IL), Communication system network that includes a method for maintaining a system data database.
  19. Maher John W. (Woodstock IL), Communication system network that includes full duplex conference calling.
  20. Caplan Jerome S. (Henrietta NY) Delmege James W. (Rochester NY) Laman Robert R. (Rochester NY) Navarro Christine (Rochester NY), Communications switching system with modular switching communications peripheral and host computer.
  21. Pocrass Alan L. (41 Golden Glen Simi Valley CA 93065), Computer networking system including central chassis with processor and input/output modules, remote transceivers, and c.
  22. Connor James M. (Carol Stream IL) Bloomstein Theodore M. (Cambridge MA) Henderson ; Jr. James A. (Hoffman Estates IL) Maher John W. (Woodstock IL) Errico James H. (Schaumburg IL), Database management system having first and second databases for automatically modifying storage structure of second dat.
  23. Koz Mark C. (355 N. Wolfe Rd. Sunnyvale CA 94086), Digital color TV for personal computers.
  24. Cadieux Kevin (Escondido CA) Hartmann Paul R. (Escondido CA) Pope Kevin (Poway CA), Digital signal comparison circuit in a performance monitoring and test system.
  25. Finley Roger W. (Barrington IL) Lubin Barry D. (Schaumburg IL) Bergendahl Bruce A. (Lake Zurich IL), Digital telephone switch with simultaneous dual PCM format compatibility.
  26. Otake Masahiro (Kyoto JPX) Takahashi Toyofumi (Tokyo JPX) Nishiumi Satoshi (Kyoto JPX) Otsuki Takashi (Tokyo JPX), Display range control apparatus and external storage unit for use therewith.
  27. Hershey Paul C. (Manassas VA) Barker Kenneth J. (Cary NC) Lingafelt ; Sr. Charles S. (Durham NC) Waclawsky John G. (Frederick MD), Event driven interface for a system for monitoring and controlling a data communications network.
  28. Madonna Robert P. (West Barnstable MA), Expandable telecommunications system.
  29. Feher Kamilo (44685 Country Club Dr. El Macero CA 95618), F-modulation amplification.
  30. Cadieux Kevin (Escondido CA) Hartmann Paul R. (Escondido CA), Frame synchronization in a performance monitoring and test system.
  31. McAuliffe Robert E. (Loveland CO) Cain Christopher B. (Longmont CO) Siefers John E. (Ft. Collins CO), General purpose, reconfigurable system for processing serial bit streams.
  32. McAuliffe Robert E. (Loveland CO) Cain Christopher B. (Longmont CO) Siefers John E. (Ft. Collins CO), General purpose, reconfigurable system for processing serial bit streams.
  33. Davis Walter L. (Coral Springs FL) Macnak Philip P. (West Palm Beach FL), Global communication system receiver and method for operating the same.
  34. Levinson Frank H. (Palo Alto CA) Farley Mark J. (Napa CA) Vu Minh Q. (San Jose CA) Leung Calvin P.-K. (Newark CA), High speed network switch.
  35. Taylor Brad (Oakland CA), Implementation of a selected instruction set CPU in programmable hardware.
  36. Morag Guy (Sunnyvale CA) Aizikowitz Jacob (Cupertino CA) Arazi Efraim (San Francisco CA), Indexed processing of color image data.
  37. Hershey Paul C. (Manassas VA) Barker Kenneth J. (Cary NC) Lingafelt ; Sr. Charles S. (Durham NC) Waclawsky John G. (Frederick MD), Information collection architecture and method for a data communications network.
  38. Gilson Kent L. (255 N. Main St. ; Apt. 210 Salt Lake City UT 84115), Integrated circuit computing device comprising a dynamically configurable gate array having a microprocessor and reconfi.
  39. Sattar Sohail (Irving TX), Integrated voice processing system.
  40. Gupta Dev V. (Flemington NJ) Chen Y. Brian (Somerville NJ) Tarantino Joel T. (Kendell Park NJ), Intelligent channel unit.
  41. Szczepanek Andre (Brickhill GB2), Local area network adaptive circuit for multiple network types.
  42. Bruce Kenneth E. (Nashua NH) Conway John W. (Waltham MA) Lombardo ; Jr. Ralph M. (Lowell MA) Tarbox Bruce H. (Billerica MA), Logic system for selectively reconfiguring an intersystem communication link.
  43. Galaand Claude (Cagnes sur Mer FRX) Scotton Paolo (Vence FRX), Method and apparatus for an automatic decomposition of a network topology into a backbone and subareas.
  44. Allen Bruce S. (East Kingston NH) Garrison Marshall B. (Derry NH) Brodsky Philip S. (Methuen MA) LeBlanc Richard (Plaistow NH) Baun ; Jr. Philip J. (Andover MA) McCarthy Gary R. (Manachester NH) Leon, Method and apparatus for audio teleconferencing a plurality of phone channels.
  45. Love Robert T. (Barrington IL) Stewart Kenneth A. (Palatine IL) Rapala Bryan (Mt. Prospect IL), Method and apparatus for multi-phase component downconversion.
  46. Maher John (Woodstock IL) Erricco James (Chicago IL) Bloomstein Theodore (Cambridge MA), Method and apparatus for processing digital signals.
  47. Alfonsi Jean-Pierre (La Gaude FRX) Galand Claude (Cagnes Sur Mer FRX) Lebizay Gerald (Vence FRX) Maurel Olivier (Le Cannet FRX), Method and apparatus to speed up the path selection in a packet switching network.
  48. Moreton Henry P. (Oakland CA), Method for sampling a uniform spatially-distributed sequence of pixels in a block.
  49. Timbs Jeffrey L. (Durham NC), Method of activating tandem digital subscriber lines.
  50. Thornton Timothy J. (Camarillo CA) Rosen Robert (Agoura Hills CA) Henderson Eric K. (Agoura CA), Modem adapter for use with standard PC parallel port.
  51. Rozman Christopher J. (Park Ridge IL) Salzman Scot W. (Vernon Hills IL), Modem management techniques.
  52. Vaziri Faramarz (Port Even NY) Bolon Brian (Duanesburg NY) Bryson Brent E. (Highland NY) Emerick John (Saugerties NY), Modular user programmable telecommunications system with distributed processing.
  53. Hulen John S. (Gaithersburg MD) Oren David (Melville NY), Multi-media interface.
  54. Krause Donald J. (El Cerrito CA) Dove Jason W. (Novato CA) Dayner David S. (Novato CA), Multi-processing and direct routing of signalling protocols in voice communication channels.
  55. Bales Bruce M. (Louisville CO) Thieler Stephen M. (Boulder CO), Multimedia conference call providing adjustable bandwidth for individual communication terminals.
  56. Dobbins Kurt (Bedford NH) Andlauer Phil (Londonderry NH) Oliver Chris (Rochester NH) Parker Tom (Merrimack NH) Grimes Andy (Cape Neddick ME) Nutbrown Bruce (Campton NH) Hullette Dan (Wilton NH) Dev R, Network having secure fast packet switching and guaranteed quality of service.
  57. Fletcher Anthony G. (Corinth MS), Off-load cellular system for off-loading cellular service from a main cellular system to increase cellular service capac.
  58. Bronte Jeffery S. (San Diego CA) Lever Mark J. (San Diego CA) Pope Kevin T. (Poway CA) Hartmann Paul R. (Escondido CA), Packetized remote test system for a telephone network.
  59. Miner Jay G. (Mountain View CA) Dean Dave (Ukiah CA) Decuir Joseph C. (Albany CA) Nicholson Ronald H. (Sunnyvale CA) Tanaka Akio (Burlingame CA), Personal computer apparatus for holding and modifying video output signals.
  60. Taylor Brad (Oakland CA), Pld connector for module having configuration of either first PLD or second PLD and reconfigurable bus for communication.
  61. Tremel Jean-Yves (Pleumeur Bodou FRX) Garandel Rene (Pleumeur Bodou FRX), Process and apparatus for supervision and/or testing of an ATM-type telecommunications network.
  62. Taylor Brad, Programmable logic device for real time video processing.
  63. Krishnakumar Anjur S. (Warren NJ) Krishnamurthy Bala (Morganville NJ) Sabnani Krishan K. (Berkeley Heights NJ), Programmable protocol engine having context free and context dependent processes.
  64. Engdahl Thomas L. (Escondido CA) Hartmann Paul R. (Escondido CA) Pope Kevin (Poway CA) Cadieux Kevin (Escondido CA), Protect path switching in a performance monitoring and test system.
  65. I\Anson Colin S. (Stoke Gifford GBX) McKee Neil (Horfield GBX) Galloway James R. (Holzgerlingen DEX), Protocol analyzer.
  66. Henry Tim W. (Colorado Springs CO) Swanson Paul S. (Colorado Springs CO), Protocol analyzer pod for the ISDN U-interface.
  67. Pearson Eric C. (Waterloo CAX) Strauss Ronald E. (Kitchener CAX) Merchant David B. (Kitchener CAX) Houde Jacques S. (Waterloo CAX) Burjoski Joseph D. (Waterloo CAX) Lammers Scott G. (Kitchener CAX) P, Real-time line scan processor.
  68. Freeman Kyle G. (Woodland Hills CA), Real-time video and animation playback process.
  69. Engdahl Thomas L. (Escondido CA) Tyburski Edward (San Diego CA) Hartmann Paul R. (Escondido CA), Relative synchronization system for a telephone network.
  70. Di Giulio Peter C. (Fairfield CT) Lee David K. (Monroe CT) Riley David W. (Easton CT) Ryan ; Jr. Frederick W. (N. Haven CT), Serial communication control system between nodes having predetermined intervals for synchronous communications and medi.
  71. Hyduke Stanley M. (3525 Old Conejo Rd. Newbury Park CA 91320), System and method for a closed loop operation of schematic designs with electrical hardware.
  72. Oliver Chris (Rochester NH) Hullette Dan (Wilton NH), System and method for allocating a shared resource among competing devices.
  73. Blakely-Fogel Debora A. (Georgetown TX) Chalemin Glen E. (Austin TX) Cummings Stephen P. (Austin TX) Jones Carolyn K. (Austin TX), System and method for network configuration.
  74. Williams Clifton B. (Richmond VA), System and method for remote testing and protocol analysis of communication lines.
  75. Di Giulio Peter C. (Fairfield CT) Harman James L. (Southport CT) Lee David K. (Monroe CT) Ryan ; Jr. Frederick W. (New Haven CT), System for communicating with plural nodes in predetermined intervals depended on integers assigned and changed based up.
  76. Taylor Brad (Oakland CA) Dowling Robert (Albany CA), System for compiling algorithmic language source code for implementation in programmable hardware.
  77. Waclawsky John G. (Frederick MD) Hershey Paul C. (Manassas VA), System for configuring an event driven interface including control blocks defining good loop locations in a memory which.
  78. Macera Mario (Newton MA) Jennings William E. (Hopkinton MA) Josifovich Dennis (Northborough MA) Kajos George W. (Auburn MA) Mastroianni John A. (Hopkinton MA) Neil Francis E. (Chelmsford MA) Bennett , System having central processor for transmitting generic packets to another processor to be altered and transmitting alt.
  79. Copley Mark (Colorado Springs CO) Whiteside Charles H. (Colorado Springs CO), Token ring local area network testing apparatus for matching its speed to ring speed.
  80. Wisdom ; Jr. Thomas S. (Colorado Springs CO) Fish David G. (Monument CO), Token ring local area network testing apparatus for obtaining beacon domain information.
  81. Copley Mark (Colorado Springs CO) Jensen Gordon A. (Colorado Springs CO), Token ring local area network testing apparatus for phase jitter testing.
  82. Copley Mark (Colorado Springs CO) Fish David G. (Monument CO) Jensen Gordon A. (Colorado Springs CO) Odell Chris L. (Monument CO) Whiteside Charles H. (Monument CO) Wisdom ; Jr. Thomas S. (Colorado S, Token ring local area network testing apparatus inserted in an active “T”configuration.
  83. Copley Mark (Colorado Springs CO) Fish David G. (Monument CO) Odell Chris L. (Monument CO) Whiteside Charles H. (Colorado Springs CO), Token ring local area network testing apparatus providing station history information.
  84. Ernst Steve (Colorado Springs CO) Jensen Gordon A. (Colorado Springs CO), Token ring local area network testing apparatus using time delay reflectory.
  85. Bennett Donald B. (Burnsville MN) Thorsrud Lee T. (Saint Paul MN) Petschauer Thomas W. (Bloomington MN), Versatile interconnection bus.
  86. Taylor Brad (Oakland CA), Video processing module using a second programmable logic device which reconfigures a first programmable logic device fo.

이 특허를 인용한 특허 (102)

  1. Pandya, Ashish A., 100GBPS security and search architecture using programmable intelligent search memory.
  2. Ramchandran, Amit, Adaptable datapath for a digital processing system.
  3. Ramchandran, Amit, Adaptable datapath for a digital processing system.
  4. Ramchandran, Amit, Adaptable datapath for a digital processing system.
  5. Ramchandran, Amit, Adaptable datapath for a digital processing system.
  6. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter J., Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
  7. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter J., Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
  8. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James, Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
  9. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James, Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
  10. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James, Adaptive integrated circuitry with heterogenous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
  11. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James, Adaptive processor for performing an operation with simple and complex units each comprising configurably interconnected heterogeneous elements.
  12. Heidari-Bateni, Ghobad; Plunkett, Robert Thomas, Adaptive, multimode rake receiver for dynamic search and multipath reception.
  13. McClary, Michael; Narahari, Sharath; Stiles, David R., Alignment of TDM-based signals for packet transmission using framed and unframed operations.
  14. Master, Paul L.; Uvacek, Bohumir, Apparatus and method for adaptive multimedia reception and transmission in communication environments.
  15. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements.
  16. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements.
  17. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements.
  18. Master,Paul L.; Smith,Stephen J.; Watson,John, Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements.
  19. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, system and method for configuration of adaptive integrated circuitry having fixed, application specific computational elements.
  20. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, system and method for configuration of adaptive integrated circuitry having heterogeneous computational elements.
  21. Moussa, Medhat; Savich, Antony; Areibi, Shawki, Architecture, system and method for artificial neural network implementation.
  22. Moussa, Medhat; Savich, Antony; Areibi, Shawki, Architecture, system and method for artificial neural network implementation.
  23. Hogenauer, Eugene B., Arithmetic node including general digital signal processing functions for an adaptive computing machine.
  24. Howard, Ric; Katragadda, Ramana V., Asynchronous, independent and multiple process shared memory system in an adaptive computing architecture.
  25. de Waal, Abraham B.; Diard, Franck R., Automatic quality testing of multimedia rendering by software drivers.
  26. Willis, Steven R.; Bromley, Gregg F.; Crawley, Eric S.; Kastenholz, Frank, Bundling ATM and POS data in a single optical channel.
  27. Willis, Steven R.; Bromley, Gregg F.; Crawley, Eric S.; Kastenholz, Frank, Bundling data in a single optical channel.
  28. Kofoed,Sheldon J.; Lynch,Devon S.; Zorgdrager,Ingrid J., Communications interface for providing a plurality of communication channels to a single port on a processor.
  29. Heidari, Ghobad; Chang, Kuor Hsin; Master, Paul L.; Hogenauer, Eugene B.; Scheuermann, Walter James, Communications module, device, and method for implementing a system acquisition function.
  30. Master, Paul L.; Watson, John, Configurable hardware based digital imaging apparatus.
  31. Rubin, Owen Robert; Murray, Eric; Uhrig, Nalini Praba, Consumer product distribution in the embedded system market.
  32. Scheuermann, W. James; Hogenauer, Eugene B., Control node for multi-core system.
  33. Pandya, Ashish A., Data processing system using internet protocols.
  34. Michael Douglas Fontenot, Detection of presence of multiprotocol encapsulation in a data packet.
  35. Pandya, Ashish A., Dynamic random access memory (DRAM) that comprises a programmable intelligent search memory (PRISM) and a cryptography processing engine.
  36. Feuerstraeter,Mark T., Dynamically adaptable communications processor architecture and associated methods.
  37. Willis, Steven R; Bromley, Gregg F; Crawley, Eric S; Kastenholz, Frank, Encapsulating/decapsulating data in hardware.
  38. Furtek, Frederick Curtis; Master, Paul L., External memory controller.
  39. Furtek, Frederick Curtis; Master, Paul L., External memory controller node.
  40. Furtek, Fredrick Curtis; Master, Paul L., External memory controller node.
  41. Furtek, Fredrick Curtis; Master, Paul L., External memory controller node.
  42. Branson, Michael J.; Bryant, Jay S.; Carey, James E.; Santosuosso, John M., Field-programmable gate array cards in a streaming environment.
  43. Scheuermann,Walter James, Hardware implementation of the secure hash standard.
  44. Scheuermann, W. James; Hogenauer, Eugene B., Hardware task manager.
  45. Scheuermann, W. James; Hogenauer, Eugene B., Hardware task manager.
  46. Scheuermann, W. James; Hogenauer, Eugene B., Hardware task manager.
  47. Scheuermann, W. James; Hogenauer, Eugene B., Hardware task manager.
  48. Master,Paul L.; Hogenauer,Eugene; Scheuermann,Walter James, Hierarchical interconnect for configuring separate interconnects for each group of fixed and diverse computational elements.
  49. Pandya, Ashish A., High performance IP processor using RDMA.
  50. Pandya, Ashish A., High performance IP processor using RDMA.
  51. Pandya, Ashish A, IP storage processor and engine therefor using RDMA.
  52. Furtek, Frederick Curtis; Master, Paul L.; Plunkett, Robert Thomas, Input/output controller node in an adaptable computing environment.
  53. Kastenholz, Frank; Westberg, Tom; Willis, Steven R., Interconnect network for operation within a communication node.
  54. Kastenholz, Frank; Westberg, Tom; Willis, Steven R., Interconnect network for operation within a communication node.
  55. Heidari-Bateni, Ghobad; Sambhwani, Sharad D., Internal synchronization control for adaptive integrated circuitry.
  56. Sambhwani, Sharad; Heidari, Ghobad, Low I/O bandwidth method and system for implementing detection and identification of scrambling codes.
  57. Sambhwani, Sharad; Heidari, Ghobad, Low I/O bandwidth method and system for implementing detection and identification of scrambling codes.
  58. Sambhwani,Sharad; Heidari,Ghobad, Low I/O bandwidth method and system for implementing detection and identification of scrambling codes.
  59. McClary, Michael; Narahari, Sharath; Tao, Andrew, Method and apparatus for deframing signals.
  60. Chow,Felix; Stiles,David, Method and apparatus for disabling an interface between network element data processing units.
  61. Delon Levi ; Steven A. Guccione, Method and apparatus for evolving a plurality of versions of a configuration bitstream in parallel.
  62. Delon Levi ; Steven A. Guccione, Method and apparatus for evolving configuration bitstreams.
  63. Duvvuru,Ramesh; Chow,Felix; See,Ricky; Narahari,Sharath; Stiles,David, Method and apparatus for processing channelized and unchannelized data within a signal.
  64. Ricky See ; Felix Chow ; Sharath Narahara, Method and apparatus for processing of multiple protocols within data and control channels in data transmission signals.
  65. Duvvuru, Ramesh; Chow, Felix; See, Ricky; Narahara, Sharath; Stiles, David, Method and apparatus for processing of multiple protocols within data transmission signals.
  66. Levi, Delon; Guccione, Steven A., Method and apparatus for relocating elements in an evolvable configuration bitstream.
  67. Delon Levi ; Steven A. Guccione, Method and apparatus for remotely evolving configuration bitstreams.
  68. McClary, Michael; Narahari, Sharath; Tao, Andrew, Method and apparatus for simultaneously sync hunting signals.
  69. McClary, Michael; Narahari, Sharath; Tao, Andrew, Method and apparatus for sync hunting signals.
  70. Delon Levi ; Steven A. Guccione, Method and apparatus for testing evolvable configuration bitstreams.
  71. McClary,Michael, Method and apparatus for the operation of a storage unit in a network element.
  72. Duvvuru,Ramesh, Method and apparatus of multiplexing and demultiplexing communication signals.
  73. Arunkumar,Nagaraj; Loi,Ly; Nilakantan,Chandrasekharan, Method and apparatus supporting network communications.
  74. Master, Paul L., Method and system for achieving individualized protected space in an operating system.
  75. Master, Paul L., Method and system for creating and programming an adaptive computing engine.
  76. Bromley, Gregg; Willis, Steven R., Method and system for encapsulating/decapsulating data on a per channel basis in hardware.
  77. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
  78. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
  79. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
  80. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
  81. Scheuermann, W. James, Method and system for reconfigurable channel coding.
  82. Scheuermann, W. James, Method and system for reconfigurable channel coding.
  83. Scheuermann, W. James, Method and system for reconfigurable channel coding.
  84. Scheuermann, W. James, Method and system for reconfigurable channel coding.
  85. Master, Paul L.; Scheuermann, W. James, Method and system for reducing the time-to-market concerns for embedded system design.
  86. Master,Paul L.; Hogenauer,Eugene; Wu,Bicheng William; Chuang,Dan MingLun; Freeman Benson,Bjorn, Method, system and program for developing and scheduling adaptive integrated circuity and corresponding control or configuration information.
  87. Ebeling, W. H. Carl; Hogenauer, Eugene B., Method, system and software for programming reconfigurable hardware.
  88. Moeck,Peter, Nanometrology device standards for scanning probe microscopes and processes for their fabrication and use.
  89. Scheuermann,W. James, Processing architecture for a reconfigurable arithmetic node.
  90. Master, Paul L., Profiling of software and circuit designs utilizing data operation analyses.
  91. Pandya, Ashish A., Programmable intelligent search memory (PRISM) and cryptography engine enabled secure DRAM.
  92. Pandya, Ashish A., Programmable intelligent search memory enabled secure flash memory.
  93. Pandya, Ashish A., Runtime adaptable search processor.
  94. Master, Paul L.; Murray, Eric; Mehegan, Joseph; Plunkett, Robert Thomas, Secure storage of program code for an embedded system.
  95. Master,Paul L.; Watson,John, Storage and delivery of device features.
  96. Fuller, III, David W; Stanhope, John David; Savage, Joseph Albert; Richardson, Gregory Clark, System and method for deploying a hardware configuration with a computer program.
  97. Jacob,Rojit; Chuang,Dan Minglun, System and method using embedded microprocessor as a node in an adaptable computing machine.
  98. Master, Paul L.; Watson, John, System for adapting device standards after manufacture.
  99. Master, Paul L.; Watson, John, System for authorizing functionality in adaptable hardware devices.
  100. Lorrain, Jean; Marce, Jean-Pierre; Thubert, Pascal, System, method, and article of manufacture for increasing link bandwidth utilization in a high speed digital network.
  101. Saindon,Richard J.; Brand,Stephen, Systems and methods for automated audio transcription, translation, and transfer.
  102. Katragadda, Ramana; Spoltore, Paul; Howard, Ric, Task definition for specifying resource requirements.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로