$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Triple damascence tungsten-copper interconnect structure 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-021/476.3
출원번호 US-0227010 (1999-01-07)
발명자 / 주소
  • Uzoh Cyprian E.
출원인 / 주소
  • International Business Machines Corporation
대리인 / 주소
    Ratner & PrestiaTownsend, Esq.
인용정보 피인용 횟수 : 81  인용 특허 : 17

초록

A structure and process for a triple damascene interconnection device. The device is formed within a terraced trench formed using damascene techniques within a single, relatively thick dielectric film. The interconnection device formed within the terraced structure includes a plurality of films and

대표청구항

[ What is claimed:] [1.]1. A process for forming a connection device, comprising the steps of:(a) forming a contact layer over a substrate, said contact layer having a contact surface;(b) forming a dielectric film over said contact surface, said dielectric film having a top, a bottom, and an upper s

이 특허에 인용된 특허 (17)

  1. Andricacos Panayotis C. (Croton-on-Hudson NY) Chang I-Chia (Peekskill NY) Deligianni Hariklia (Edgewater NJ) Horkans Wilma J. (Ossining NY), Acid electrolyte solution and process for the electrodeposition of copper-rich alloys exploiting the phenomenon of under.
  2. Bayer Thomas,DEX ; Greschner Johann,DEX ; Meissner Klaus,DEX, Calibration standard for profilometers and manufacturing procedure.
  3. Mizuhara Howard (Hillsborough CA), Ductile reactive metal-indium-copper brazing alloy article.
  4. Feldman Leonard C. (Berkeley Heights NJ) Higashi Gregg S. (Basking Ridge NJ) Mak Cecilia Y. (Bedminster NJ) Miller Barry (Murray Hill NJ), Fabrication of electronic devices by electroless plating of copper onto a metal silicide.
  5. Volfson David (Worcester MA) Senturia Stephen D. (Boston MA), High-density, multi-level interconnects, flex circuits, and tape for tab.
  6. McDavid James M. (Dallas TX) Anderson Dirk N. (Plano TX), Integrated circuit metallization with reduced electromigration.
  7. Zhao Joe W. ; Catabay Wilbur G., Metal-filled via/contact opening with thin barrier layers in integrated circuit structure for fast response, and process.
  8. Lee Chung-Kuang (Hsin-chu TWX) Hsu Jung-Hsien (Hsin-chu TWX) Tseng Pin-Nan (Hsin-chu TWX), Method for making metal contacts and interconnections concurrently on semiconductor integrated circuits.
  9. Koblinger Otto (Korntal-Munchingen DEX) Trumpp Hans-Joachim (Filderstadt DEX), Method for producing an integrated circuit structure with a dense multilayer metallization pattern.
  10. Chakravorty Kishore K. (Issaquah WA) Tanielian Minas H. (Bellevue WA), Method of fabricating high-density interconnect structures having tantalum/tantalum oxide layers.
  11. Pan Ju-Don T. (Austin TX), Method of making an electrical multilayer interconnect.
  12. Kim Edwin ; Nam Michael ; Cha Chris ; Yao Gongda ; Lee Sophia ; Dorleans Fernand ; Kohara Gene Y. ; Fu Jianming, Oxygen enhancement of ion metal plasma (IMP) sputter deposited barrier layers.
  13. Helton Raymond L. (Beaverton OR) Trobough Douglas W. (Beaverton OR) McPherson Marianne (Portland OR), Plating bath composition for copper-tin-zinc alloy.
  14. Brighton Jeffrey E. (Katy TX), Self-aligned nonnested sloped via.
  15. Berglund Robert K. (Mesa AZ) Mautz Karl E. (Austin TX), Sloped contact etch process.
  16. Mahulikar Deepak (Madison CT) Mravic Brian (North Haven CT), Surface modified copper alloys.
  17. Mahulikar, Deepak; Mravic, Brian, Surface modified copper alloys.

이 특허를 인용한 특허 (81)

  1. Cohen, Uri, Advanced seed layers for interconnects.
  2. Cohen,Uri, Advanced seed layery for metallic interconnects.
  3. Lu, David; Tseng, Horng-Huei; Jang, Syun-Ming, Anchored damascene structures.
  4. Klawuhn, Erich R.; Rozbicki, Robert; Dixit, Girish A., Apparatus and methods for deposition and/or etch selectivity.
  5. Cohen, Uri, Apparatus for depositing seed layers.
  6. Cohen, Uri, Apparatus for making interconnect seed layers and products.
  7. Pradhan, Anshu A.; Rozbicki, Robert, Atomic layer profiling of diffusion barrier and metal seed layers.
  8. Cohen, Uri, Combined conformal/non-conformal seed layers for metallic interconnects.
  9. Shaviv, Roey; Gopinath, Sanjay; Holverson, Peter; Pradhan, Anshu A., Conformal films on semiconductor substrates.
  10. Weidman, Timothy W.; Wijekoon, Kapila P.; Zhu, Zhize; Gelatos, Avgerinos V. (Jerry); Khandelwal, Amit; Shanmugasundram, Arulkumar; Yang, Michael X.; Mei, Fang; Moghadam, Farhad K., Contact metallization scheme using a barrier layer over a silicide layer.
  11. Trivedi, Jigish D.; Violette, Mike P., Dual damascene interconnect.
  12. Trivedi, Jigish D.; Violette, Mike P., Dual damascene interconnect.
  13. Li, Baozhen; Yang, Chih-Chao, Dual damascene structure with liner.
  14. Li, Baozhen; Yang, Chih-Chao, Dual damascene structure with liner.
  15. Adusumilli, Praneet; Jagannathan, Hemanth; Motoyama, Koichi; Van Der Straten, Oscar, Dual metal interconnect structure.
  16. Lowrey, Tyler; Ovshinsky, Stanford R.; Wicker, Guy C.; Klersy, Patrick J.; Pashmakov, Boil; Czubatyj, Wolodymyr; Kostylev, Sergey A., Electrically programmable memory element with improved contacts.
  17. Lowrey,Tyler; Ovshinsky,Stanford R.; Wicker,Guy C.; Klersy,Patrick J.; Pashmakov,Boil; Czubatyj,Wolodymyr; Kostylev,Sergey A., Electrically programmable memory element with improved contacts.
  18. Stewart, Michael P.; Weidman, Timothy W.; Shanmugasundram, Arulkumar; Eaglesham, David J., Electroless deposition process on a silicon contact.
  19. Yang, Chih-Chao; Bonilla, Griselda; Chen, Shyng-Tsong; Malone, Kelly, Enhanced mechanical strength via contacts.
  20. Yang, Chih-Chao; Bonilla, Griselda; Chen, Shyng-Tsong; Malone, Kelly, Enhanced mechanical strength via contacts.
  21. Yang,Chih Chao; Bonilla,Griselda; Chen,Shyng Tsong; Malone,Kelly, Enhanced mechanical strength via contacts.
  22. Jezewski, Christopher J; Meyers, Alan M; Singh, Kanwal Jit; Indukuri, Tejaswi K; Clarke, James S; Gstrein, Florian, Forming barrier walls, capping, or alloys /compounds within metal lines.
  23. Farrar, Paul A., Integrated circuit and seed layers.
  24. Farrar,Paul A., Integrated circuit and seed layers.
  25. Farrar,Paul A., Integrated circuit and seed layers.
  26. Dubin, Valery M.; Thomas, Christopher D.; McGregor, Paul; Datta, Madhav, Interconnect structures and a method of electroless introduction of interconnect structures.
  27. Dubin, Valery M.; Cheng, Chin-Chang; Hussein, Makarem; Nguyen, Phi L.; Brain, Ruth A., Interconnect structures containing conductive electrolessly deposited etch stop layers, liner layers, and via plugs.
  28. Rhodes,Howard E., Local multilayered metallization.
  29. Rhodes,Howard E., Local multilayered metallization.
  30. Jung, Le-Tien; Feng, Tai-Sheng, Manufacturing method for a buried circuit structure.
  31. Cohen, Uri, Metallic interconnects products.
  32. Zhang, Hong; Tang, Xianmin; Gopalraja, Praburam; Forster, John C.; Yu, Jick M., Method and apparatus for forming a barrier layer on a substrate.
  33. Lopatin,Sergey; Shanmugasundram,Arulkumar; Lubomirsky,Dmitry; Pancham,Ian A., Method for forming CoWRe alloys by electroless deposition.
  34. Suzuki, Kenji, Method for integrating a ruthenium layer with bulk copper in copper metallization.
  35. Ahn,Kie Y.; Forbes,Leonard, Method for making integrated circuits.
  36. Rozbicki, Robert T.; Danek, Michal; Klawuhn, Erich R., Method of depositing a diffusion barrier for copper interconnect applications.
  37. Rozbicki, Robert; Danek, Michal; Klawuhn, Erich, Method of depositing a diffusion barrier for copper interconnect applications.
  38. Rozbicki, Robert; Danek, Michal; Klawuhn, Erich, Method of depositing a diffusion barrier for copper interconnect applications.
  39. Dubin, Valery M.; Thomas, Christopher D.; McGregor, Paul; Datta, Madhav, Method of electroless introduction of interconnect structures.
  40. Ching-Yu Chang TW, Method of fabricating gate.
  41. Trivedi, Jigish D.; Violette, Mike P., Method of forming a dual damascene interconnect by selective metal deposition.
  42. Lee, Jung Wook; Park, Young Hoon, Method of manufacturing multi-level metal thin film and apparatus for manufacturing the same.
  43. Ahn, Kie Y.; Forbes, Leonard, Methods and apparatus for making integrated-circuit wiring from copper, silver, gold, and other metals.
  44. Ahn,Kie Y.; Forbes,Leonard, Methods and apparatus for making integrated-circuit wiring from copper, silver, gold, and other metals.
  45. Ahn,Kie Y.; Forbes,Leonard, Methods for making integrated-circuit wiring from copper, silver, gold, and other metals.
  46. Ahn,Kie Y.; Forbes,Leonard, Methods for making integrated-circuit wiring from copper, silver, gold, and other metals.
  47. Ahn,Kie Y.; Forbes,Leonard, Methods for making integrated-circuit wiring from copper, silver, gold, and other metals.
  48. Cohen, Uri, Methods for making multiple seed layers for metallic interconnects.
  49. Graettinger,Thomas M.; Zahurak,John K.; Trapp,Shane J.; Figura,Thomas Arthur, Methods of forming openings into dielectric material.
  50. Ahn,Kie Y.; Forbes,Leonard; Eldridge,Jerome M., Multilevel copper interconnect with double passivation.
  51. Cohen,Uri, Multiple seed layers for interconnects.
  52. Choi,Hok Kin; Thirumala,Vani; Dubin,Valery; Cheng,Chin chang; Zhong,Ting, Preparation of electroless deposition solutions.
  53. Lubomirsky, Dmitry; Weidman, Timothy W.; Shanmugasundram, Arulkumar; Kovarsky, Nicolay Y.; Wijekoon, Kapila, Process for electroless copper deposition.
  54. Kordic, Srdjan; Torres, Joaquin; Motte, Pascale; Descouts, Brigitte, Process of fabricating an integrated circuit.
  55. Ye, Mengqi; Liu, Zhendong; Ding, Peijun, Protective offset sputtering.
  56. Ye, Mengqi; Liu, Zhendong; Ding, Peijun, Protective offset sputtering.
  57. Weidman,Timothy W., Ruthenium containing layer deposition method.
  58. Cohen, Uri, Seed layers for metallic interconnects.
  59. Cohen,Uri, Seed layers for metallic interconnects.
  60. Cohen, Uri, Seed layers for metallic interconnects and products.
  61. Ahn,Kie Y.; Forbes,Leonard, Selective electroless-plated copper metallization.
  62. Gopalraja, Praburam; Fu, Jianming; Tang, Xianmin; Forster, John C.; Kelkar, Umesh, Self-ionized and capacitively-coupled plasma for sputtering and resputtering.
  63. Ding, Peijun; Tao, Rong; Xu, Zheng; Lubben, Daniel C.; Rengarajan, Suraj; Miller, Michael A.; Sundarrajan, Arvind; Tang, Xianmin; Forster, John C.; Fu, Jianming; Mosely, Roderick C.; Chen, Fusen; Gopalraja, Praburam, Self-ionized and inductively-coupled plasma for sputtering and resputtering.
  64. Ding, Peijun; Tao, Rong; Xu, Zheng; Lubben, Daniel C.; Rengarajan, Suraj; Miller, Michael A.; Sundarrajan, Arvind; Tang, Xianmin; Forster, John C.; Fu, Jianming; Mosely, Roderick C.; Chen, Fusen; Gopalraja, Praburam, Self-ionized and inductively-coupled plasma for sputtering and resputtering.
  65. Ding, Peijun; Tao, Rong; Xu, Zheng; Lubben, Daniel C.; Rengarajan, Suraj; Miller, Michael A.; Sundarrajan, Arvind; Tang, Xianmin; Forster, John C.; Fu, Jianming; Mosely, Roderick C.; Chen, Fusen; Gopalraja, Praburam, Self-ionized and inductively-coupled plasma for sputtering and resputtering.
  66. Fujimoto, Hiroyuki; Togashi, Yuki, Semiconductor device and method of manufacturing the same.
  67. Kim, Sung-Bong; Kim, Joo-Young; Lim, Min-hwan, Semiconductor device for suppressing detachment of conductive layer.
  68. Lopatin,Sergey D.; Shanmugasundrum,Arulkumar; Shacham Diamand,Yosef, Silver under-layers for electroless cobalt alloys.
  69. Farrar, Paul A., Structures and methods to enhance copper metallization.
  70. Farrar, Paul A., Structures and methods to enhance copper metallization.
  71. Farrar,Paul A., Structures and methods to enhance copper metallization.
  72. Farrar,Paul A., Structures and methods to enhance copper metallization.
  73. Ye, Mengqi; Ding, Peijun; Wang, Hougong; Liu, Zhendong, Thin film deposition.
  74. Dubin,Valery M.; Cheng,Chin Chang; Hussein,Makarem; Nguyen,Phi L.; Brain,Ruth A., Use of conductive electrolessly deposited etch stop layers, liner layers and via plugs in interconnect structures.
  75. Gordon, Roy G.; Becker, Jill S.; Hausmann, Dennis; Suh, Seigi, Vapor deposition of metal oxides, silicates and phosphates, and silicon dioxide.
  76. Gordon, Roy Gerald; Becker, Jill S.; Hausmann, Dennis; Suh, Seigi, Vapor deposition of metal oxides, silicates and phosphates, and silicon dioxide.
  77. Gordon, Roy G.; Becker, Jill; Hausmann, Dennis, Vapor deposition of silicon dioxide nanolaminates.
  78. Gordon, Roy Gerald; Becker, Jill S.; Hausmann, Dennis, Vapor deposition of silicon dioxide nanolaminates.
  79. Ogawa, Ennis T.; McPherson, Joe W., Versatile system for diffusion limiting void formation.
  80. Ogawa,Ennis T.; McPherson,Joe W., Versatile system for diffusion limiting void formation.
  81. Chen, Fen; Gambino, Jeffrey P.; Stamper, Anthony K.; Sullivan, Timothy D., Wiring structure and method of forming the structure.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로