$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Radiation shielding of three dimensional multi-chip modules 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H05K-009/00
출원번호 US-0109954 (1998-07-02)
발명자 / 주소
  • Czjakowski David R.
  • Eggleston Neil
  • Patterson Janet S.
출원인 / 주소
  • Maxwell Electronic Components Group, Inc.
대리인 / 주소
    Fitch, Even, Tabin & Flannery
인용정보 피인용 횟수 : 21  인용 특허 : 62

초록

The invention discloses a method for making two sided Multi-Chip Modules (MCMs) that will allow most commercially available integrated circuits to meet the thermal and radiation hazards of the spacecraft environment using integrated package shielding technology. The invention describes the technolog

대표청구항

[ What is claimed is:] [1.]1. A radiation shielding multi-chip module, comprising:a radiation shielding base with a plurality of non-conducting feedthroughs;a radiation shielding lid, secured to said radiation shielding base;a substrate with a plurality of integrated circuit devices attached to a to

이 특허에 인용된 특허 (62)

  1. Schubert Rolf (Absteinach DEX) Krner Christian (Weinheim-Rippenweiher DEX), Absorber for electromagnetic and acoustic waves.
  2. Stradley Norman H. (Stillwater MN) Woolley James A. (Coon Rapids MN), Alpha-particle-emitting ceramic composite cover.
  3. Bulucea Constantin (Milpitas CA) Dermirlioglu Esin (Cupertino CA) Aronowitz Sheldon (San Jose CA), CMOS latchup suppression by localized minority carrier lifetime reduction.
  4. Bulucea Constantin (Milpitas CA) Dermirlioglu Esin (Cupertino CA) Aronowitz Sheldon (San Jose CA), CMOS latchup suppression by localized minority carrier lifetime reduction.
  5. Comizzoli Robert B. (Belle Mead NJ), Chemically treating the overcoat of a semiconductor device.
  6. Williams ; Robert Powell ; Polinsky ; Murray Arthur, Combination glass/low temperature deposited Si.sub.w N.sub.x H.sub.y O.sub.z passivating overcoat with improved crack a.
  7. Grabbe ; Dimitry G., Connector for connecting a circuit element to the surface of a substrate.
  8. Kersch Dennis R. (Phoenix AZ) Mitchell Don E. (Phoenix AZ), Copper body power hybrid package and method of manufacture.
  9. Ostop John A. ; Chen Li-Shu, Die attached process for SiC.
  10. Buonanno Samuel S. (Fairport NY), EMI shielding seal with partial conductive sheath.
  11. Sato Mitsuharu,JPX ; Yoshida Shigeyoshi,JPX ; Sato Tadakuni,JPX ; Inabe Toshihisa,JPX ; Togawa Hitoshi,JPX, Electronic device having the electromagnetic interference suppressing body.
  12. Gow ; 3rd John (Milton VT) Noth Richard W. (Fairfax VT), High performance versatile thermally enhanced IC chip mounting.
  13. Oshiba Katsuyuki (Kanagawa JPX), High-frequency circuit package.
  14. Salera Edmond A. (Santa Barbara CA), Hybrid microelectronic circuit package.
  15. Marcantonio Gabriel (Nepean CAX) Nguyen Khanh (Nepean CAX), Integrated circuit package and assembly thereof for thermal and EMI management.
  16. Long Jon M. (Livermore CA), Integrated circuit package with device and wire coat assembly.
  17. Livshits Boris I. (Nepean CAX) Harpell Kevin E. (Ottawa CAX), Integrated circuit packaging.
  18. Schelhorn Robert L. (Vincentown NJ), Metallized ceramic circuit package.
  19. Inagaki Akihiro (Minamiashigara JPX) Yamamura Isao (Minamiashigara JPX), Method for encapsulating a semiconductor utilizing an epoxy resin and an onium salt compound.
  20. Highum Edward Allan ; Mueller Alfred Wilhelm ; Nash Thomas William ; Stadler Ewald Emil Gottlob,DEX ; Thorvilson Scott Marvin, Method for manufacturing electro-magnetic shield having multiple polymeric layers of differing fill compositions.
  21. Durand David (Portsmouth RI), Method for producing a shielded plastic enclosure to house electronic equipment.
  22. Havens Ross Downey ; Japp Robert Maynard ; Knight Jeffrey Alan ; Poliks Mark David ; Quinn ; deceased Anne M., Method for providing a protective coating and electronic package utilizing same.
  23. Sloan James W. (Austin TX) Tran Truoc T. (Austin TX) Jones ; III Frank T. (Austin TX), Method for providing alpha particle protection for an integrated circuit die.
  24. Knecht Thomas A. (Algonquin IL), Method of encapsulating a crystal oscillator.
  25. Fierkens Richardus H. J. (Keurbeek 15 Herwen NLX), Method of encapsulating microelectronic elements.
  26. Mallik Debendra (2139 S. Cottonwood Mesa AZ 85202) Bhattacharyya Bidyut K. (5063 W. Boston Way Chandler AZ 85226), Method of making a multilayer molded plastic IC package.
  27. Mori Ryuichiro (Itami JPX), Method of making resin molded semiconductor device.
  28. Kato Tsuguo (Fujisawa JPX) Thai Cao M. (Yokohama JPX), Method of manufacturing a molding using a filler or an additive concentrated on an arbitrary portion or distributed at a.
  29. Yamazaki Shunpei (Tokyo JPX) Ishida Noriya (Atsugi JPX) Sakama Mitsunori (Hiratsuka JPX) Sasaki Mari (Atsugi JPX), Method of packaging an electronic device using a common holder to carry the device in both a CVD and molding step.
  30. Sono Michio (Kawasaki JPX) Kasai Junichi (Kawasaki JPX), Method of producing semiconductor device having radiation part made of resin containing insulator powders.
  31. Sakai Kunito (Hyogo JPX) Matsuda Sadamu (Hyogo JPX) Takahama Takashi (Hyogo JPX), Method of resin encapsulating a semiconductor device.
  32. Kang Wonjae L. (Sunnyvale CA), Method of using latchup current to blow a fuse in an integrated circuit.
  33. Eichelberger Charles W. (Schenectady NY), Methods for testing and burn-in of integrated circuit chips.
  34. Scherer Jeremy D. (South Dartmouth MA), Microcircuit package and sealing method.
  35. Mallik Debendra (Mesa AZ) Bhattacharyya Bidyut K. (Chandler AZ), Multi-layer molded plastic IC package.
  36. Camilletti Robert Charles ; Haluska Loren Andrew ; Michael Keith Winton, Multilayer coating for microelectronic devices.
  37. Landsittel ; David Thomas, Novel method and apparatus for hermetic encapsulation for integrated circuits and the like.
  38. Longden Larry L. (San Diego CA), Nuclear event detector.
  39. Paquette Edward L. (Claremont CA) Riley William C. (Palos Verdes Estates CA) Taparauskas Paul A. (Solana Beach CA) Warren James W. (Woodland Hills CA), Printed circuit board with inorganic insulating matrix.
  40. Weiler Peter M. (Palo Alto CA) Burke Thomas S. (San Francisco CA), Process for coated bonding wires in high lead count packages.
  41. Koto Noriaki (Ichihara JPX) Yukawa Joei (Ichihara JPX) Moro Takeo (Ichihara JPX), Process for the production of a silver coated copper powder and conductive coating composition.
  42. Zechman John Harold, Process of making an integrated circuit chip composite.
  43. Valy Yves (Saint Medard En Jalles FRX) Gadbin Michel (Merignac FRX) Banchelin Jean S. L. (Le Haillan FRX) Bourcereau Jean (Bordeaux FRX), Protective box for electronic circuits hardened with respect to X-rays.
  44. Sainte Luce Banchelin Jean (Le Haillan FRX) Bourcereau Jean (Bordeaux FRX) Valy Yves (St. Medard en Jalles FRX), Protective sheath for electrical or optical conductors hardened with respect to X-rays.
  45. Hajdu Juan B. (Orange CT) Bastenbeck Edwin W. (Plymouth CT), RFI shielded plastic articles and process for making same.
  46. Dlugokecki Joseph J. (13666 Quiet Hills Dr. Poway CA 92064) Florian Joseph R. (11207 Zapata Ave. San Diego CA 92126), Radiation shielding for integrated circuit devices using reconstructed plastic packages.
  47. Strobel David J. ; Czajkowski David R., Radiation shielding of plastic integrated circuits.
  48. Strobel David J. ; Czajkowski David R., Radiation shielding of plastic integrated circuits.
  49. Czajkowski David ; Eggleston Neil ; Patterson Janet, Radiation shielding of three dimensional multi-chip modules.
  50. Suzuki Osamu (Yokohama JPX), Resin molded article bearing electric circuit patterns and process for producing the same.
  51. Sono Michio (Yamato JPX), Resin-sealed radiation shield for a semiconductor device.
  52. Nelson Keith W. (St. Louis Park MN) Lenz James E. (Brooklyn Park MN) Kawai Takeshi (Kanagawa JPX), Semiconductor device housing with magnetic field protection.
  53. Crane Jacob (Woodbridge CT) Johnson Barry C. (Tucson AZ) Mahulikar Deepak (Meriden CT) Butt Sheldon H. (Godfrey IL), Semiconductor package.
  54. Butt Sheldon H. (Godfrey IL), Semiconductor packaging.
  55. Durand David (Providence RI), Shielded plastic enclosure to house electronic equipment.
  56. Inoue Akira (Itami JPX), Shielded semiconductor device.
  57. Osorio Rolando J. (Manchaca TX), Shielded stripline configuration semiconductor device and method for making the same.
  58. Abbott Donald C. (Norton MA), Stabilizer/spacer for semiconductor device lead frames.
  59. Kimbrough Joseph Robert (Pleasanton CA) Colella Nicholas John (Livermore CA), System level latchup mitigation for single event and transient radiation effects on electronics.
  60. Runyan Michael D. (Torrance CA), Totally enclosed hermetic electronic module.
  61. Soldner Keith D. (Coral Springs FL) Juskey Frank J. (Coral Springs FL) Freyman Bruce J. (Plantation FL) Miles Barry M. (Plantation FL), Transfer molded semiconductor device package with integral shield.
  62. Nakamura Koji,JPX ; Komori Hideki,JPX ; Oda Mitsuyuki,JPX ; Kanda Kazunori,JPX, Wide bandwidth electromagnetic wave absorbing material.

이 특허를 인용한 특허 (21)

  1. Patterson, Janet, Apparatus for shielding integrated circuit devices.
  2. Patterson, Janet, Apparatus for shielding integrated circuit devices.
  3. Rose, James Wilson; Durocher, Kevin Matthew; Sherman, Donna Marie; Astley, Oliver Richard, Electrical interface for a sensor array.
  4. Kondo, Nobuyuki; Niitsu, Toshihiro, Electronic component.
  5. Hillman,Robert, Error detection and correction method and system for memory devices.
  6. Stevenson, Ryan A.; Stevenson, Robert A., Ionizing radiation-protected active implantable medical device.
  7. Jones, Rodyn; Vancouvering, Ken, Location sensitive solid state drive.
  8. Jones, Roydn; Vancouvering, Ken, Location sensitive solid state drive.
  9. Jones, Roydn; Vancouvering, Ken, Location sensitive solid state drive.
  10. Longden,Larry L.; Patterson,Janet, Method and apparatus for shielding an integrated circuit from radiation.
  11. Patterson,Janet, Method for shielding integrated circuit devices.
  12. Takubo, Hiromu, Power semiconductor module.
  13. Joseph Benedetto, Radiation shield and radiation shielded integrated circuit device.
  14. Applebaum,Edward, Radiation shielded semiconductor package.
  15. Strobel,David J.; Czajkowski,David R., Radiation shielding of integrated circuits and multi-chip modules in ceramic and metal packages.
  16. Czjakowski, David R.; Eggleston, Neil; Patterson, Janet S., Radiation shielding of three dimensional multi-chip modules.
  17. Jones, Roydn, Radiation-shielded semiconductor assembly.
  18. Kiyoharu Oikawa JP, Semiconductor device and double-sided multi-chip package.
  19. Fang, Jen-Kuang, Semiconductor package.
  20. Takubo,Hiromu, Semiconductor power module.
  21. Fukushima, Daisuke, Surface mounting package.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로