$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Flip-chip switching regulator 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G05F-001/40
  • H01L-023/053
출원번호 US-0498297 (2000-02-04)
발명자 / 주소
  • Burstein Andrew J.
  • Nickel Charles
출원인 / 주소
  • Volterra Semiconductor Corporation
대리인 / 주소
    Fish & Richardson, P.C.
인용정보 피인용 횟수 : 110  인용 특허 : 4

초록

A voltage regulator with an input terminal and an output terminal has a printed circuit board, a substrate mounted on the printed circuit board, and a first flip-chip type integrated circuit chip mounted on the substrate. The first integrated circuit chip includes a first power switch fabricated the

대표청구항

[ What is claimed is:] [1.]1. A voltage regulator having an input terminal and an output terminal, comprising:a printed circuit board;a substrate mounted on the printed circuit board;a first flip-chip type integrated circuit chip mounted on the substrate, the first integrated circuit chip including

이 특허에 인용된 특허 (4)

  1. Hallberg Alan ; Nguyen Don J., Buck converter.
  2. Honn ; James J. ; Stuby ; Kenneth P., Electrical package for LSI devices and assembly process therefor.
  3. McMahon John Francis (Phoenix AZ), Kangaroo multi-package interconnection concept.
  4. Stager Mark P. ; Yee Abraham F. ; Padmanabhan Gobi R., Semiconductor chip package with interconnect layers and routing and testing methods.

이 특허를 인용한 특허 (110)

  1. Parto, Parviz, Chip embedded DC-DC converter.
  2. Parto, Parviz, Chip embedded power converters.
  3. Elbanhawy, Alan; Tjia, Benny, Chip module for complete power train.
  4. Elbanhawy, Alan; Tjia, Benny, Chip module for complete power train.
  5. Lin, Mou-Shiung; Lee, Jin-Yuan; Huang, Ching-Cheng, Chip package with die and substrate.
  6. Lin, Mou-Shiung, Chip structure with a passive device and method for forming the same.
  7. Nickel, Charles, Conductive routings in integrated circuits.
  8. Jergovic, Ilija; Lacap, Efren M., Conductive routings in integrated circuits using under bump metallization.
  9. Jergovic, Ilija; Lacap, Efren M., Conductive routings in integrated circuits using under bump metallization.
  10. Jergovic, Ilija; Lacap, Efren M., Conductive routings in integrated circuits using under bump metallization.
  11. Tang, Joel; Zhang, Qingxiang; Kahn, Seth; Lidsky, David, Controlled delivery of a charging current to a boost capacitor of a voltage regulator.
  12. Divakar,Mysore Purushotham; Keating,David; Russell,Antoin, DC-DC converter implemented in a land grid array package.
  13. Okumura, Yohichi; Muenz, Josef, Depletion mode field effect transistor for ESD protection.
  14. Sutardja, Sehat, Efficient transistor structure.
  15. Sutardja, Sehat, Efficient transistor structure.
  16. Sutardja, Sehat, Efficient transistor structure.
  17. Desbiens, Donald J.; Polhemus, Gary D.; Carroll, Robert T., Electrical connectivity for circuit applications.
  18. Carroll, Robert T., Electrical connectivity of die to a host substrate.
  19. Standing, Martin, Electronic component, arrangement and method.
  20. Tang, Joel; Yeoh, Charles; Kahn, Seth; Lidsky, David; McJimsey, Michael, Feedback for controlling the switching frequency of a voltage regulator.
  21. Briere, Michael, Flip chip FET device.
  22. Briere,Michael, Flip chip FET device.
  23. You, Budong, Flip chip package for monolithic switching regulator.
  24. Ali, Anwar; Doddapaneni, Kalyan; Leung, Wilson, Flipchip bump patterns for efficient I-mesh power distribution schemes.
  25. Lin, Mou-Shiung, High performance system-on-chip discrete components using post passivation process.
  26. Lin, Mou-Shiung, High performance system-on-chip discrete components using post passivation process.
  27. Lin, Mou-Shiung, High performance system-on-chip inductor using post passivation process.
  28. Lin, Mou-Shing, High performance system-on-chip using post passivation process.
  29. Lin, Mou-Shiung, High performance system-on-chip using post passivation process.
  30. Lee, Jong-Hoon; Song, Young Kyu; Yoon, Jung Ho; Jow, Uei Ming; Zhang, Xiaonan; Lane, Ryan David, High quality factor filter implemented in wafer level packaging (WLP) integrated device.
  31. Moriyama, Shinji; Yamada, Tomio, Hybrid integrated circuit device and electronic device.
  32. Moriyama, Shinji; Yamada, Tomio, Hybrid integrated circuit device and electronic device.
  33. Lee, Jin-Yaun; Lin, Mou-Shiung; Huang, Ching-Cheng, Integrated chip package structure using ceramic substrate and method of manufacturing the same.
  34. Lin, Mou-Shiung; Lee, Jin-Yuan; Huang, Ching-Cheng, Integrated chip package structure using organic substrate and method of manufacturing the same.
  35. Lin, Mou-Shiung; Lee, Jin-Yuan; Huang, Ching-Cheng, Integrated chip package structure using silicon substrate and method of manufacturing the same.
  36. Matsushita, Kenichi; Omura, Ichiro, Integrated circuit device.
  37. Sutardja, Sehat, Integrated circuits and interconnect structure for integrated circuits.
  38. Sutardja, Sehat, Integrated circuits and interconnect structure for integrated circuits.
  39. Sutardja, Sehat, Integrated circuits and interconnect structure for integrated circuits.
  40. Sutardja,Sehat, Integrated circuits and interconnect structure for integrated circuits.
  41. Nickel, Charles; Nickel, legal representative, Katherine; Lidsky, David; Kahn, Seth, Integrated electrical circuit and test to determine the integrity of a silicon die.
  42. Jergovic, Ilija; Yao, Kaiwei; Stratakos, Anthony J., Integrated photovoltaic panel with sectional maximum power point tracking.
  43. Hu, Kunzhong; Cheah, Chuan, Interdigitated conductive lead frame or laminate lead frame for GaN die.
  44. Hu, Kunzhong; Cheah, Chuan, Interdigitated conductive support for GaN semiconductor die.
  45. Zhong, Guo Hua; Yang, Mei, Layout and pad floor plan of power transistor for good performance of SPU and STOG.
  46. Lu, Juncheng; Li, Zeng, Layout of power converter.
  47. Vinciarelli, Patrizio; Tuozzolo, Claudio, Low loss package for electronic device.
  48. Vinciarelli,Patrizio; McCauley,Charles I.; Starenas,Paul V., Low loss, high density array interconnection.
  49. Louis, Philippe Pierre; Michel, Patrick; Verhaeghe, Michel Paul, Method and system for wide band decoupling of integrated circuits.
  50. Lee, Jin-Yuan; Lin, Mou-Shiung; Huang, Ching-Cheng, Method for fabricating chip package with die and substrate.
  51. Lin, Mou-Shiung; Lee, Jin-Yuan, Method for making high-performance RF integrated circuits.
  52. Lin, Mou-Shiung; Lee, Jin-Yuan, Method for making high-performance RF integrated circuits.
  53. Deboy, Gerald; Leong, Kennith Kin, Method for operating a power converter circuit and power converter circuit.
  54. Deboy, Gerald; Leong, Kennith Kin, Method for operating a power converter circuit and power converter circuit.
  55. You, Budong, Method of connecting to a monolithic voltage regulator.
  56. Cho, Eung San; Fernando, Dean; Philips, Tim; Clavette, Dan, Monolithic power converter package.
  57. Eden, Richard C.; Smetana, Bruce A., POWER SEMICONDUCTOR SWITCHING DEVICES, POWER CONVERTERS, INTEGRATED CIRCUIT ASSEMBLIES, INTEGRATED CIRCUITRY, POWER CURRENT SWITCHING METHODS, METHODS OF FORMING A POWER SEMICONDUCTOR SWITCHING DEVIC.
  58. Eden, Richard C.; Smetana, Bruce A., POWER SEMICONDUCTOR SWITCHING DEVICES, POWER CONVERTERS, INTEGRATED CIRCUIT ASSEMBLIES, INTEGRATED CIRCUITRY, POWER CURRENT SWITCHING METHODS, METHODS OF FORMING A POWER SEMICONDUCTOR SWITCHING DEVIC.
  59. Jang, Kyung-Lae; Lee, Hee-Seok, Package circuit board with a reduced number of pins and package including a package circuit board with a reduced number of pins and methods of manufacturing the same.
  60. Lin, Mou-Shiung; Chou, Chiu-Ming; Chou, Chien-Kang, Post passivation interconnection process and structures.
  61. Lin, Mou-Shiung; Chou, Chiu-Ming; Chou, Chien-Kang, Post passivation interconnection process and structures.
  62. Lin, Mou-Shiung; Chou, Chiu-Ming; Chou, Chien-Kang, Post passivation interconnection structures.
  63. Sakamoto,Kozo; Iwasaki,Takayuki; Shiraishi,Masaki, Power MOSFET with reduced dgate resistance.
  64. Deboy, Gerald; Krischan, Klaus; Weis, Rolf, Power converter circuit.
  65. Smith,Larry D.; Novak,Istvan; Freda,Michael C., Power distribution system with a dedicated power structure and a high performance voltage regulator.
  66. Chang, Hsiu-Cheng, Power filter output architecture of a power supply.
  67. Michael, Mihalis; Tan, Kwang Hong; Jergovic, Ilija; Chiang, Chiteh; Stratakos, Anthony, Power management applications of interconnect substrates.
  68. Michael, Mihalis; Tan, Kwang Hong; Jergovic, Ilija; Chiang, Chiteh; Stratakos, Anthony, Power management applications of interconnect substrates.
  69. Eden,Richard C.; Smetana,Bruce A., Power semiconductor switching devices, power converters, integrated circuit assemblies, integrated circuitry, power current switching methods, methods of forming a power semiconductor switching devic.
  70. Yamamoto, Junichi; Takagi, Masakazu; Gamou, Masahiro; Shimizu, Katsuhiko, Rectifying circuit and switching power supply device having the same.
  71. Lee, Wen-Chieh; Lin, Mou-Shiung; Chou, Chien-Kang; Liu, Yi-Cheng; Chou, Chiu-Ming; Lee, Jin-Yuan, Semiconductor chip with coil element over passivation layer.
  72. Lee, Wen-Chieh; Lin, Mou-Shiung; Chou, Chien-Kang; Liu, Yi-Cheng; Chou, Chiu-Ming; Lee, Jin-Yuan, Semiconductor chip with coil element over passivation layer.
  73. Matsui, Koujirou; Sakamoto, Takehiko; Umezu, Kazuyuki; Uno, Tomoaki, Semiconductor device.
  74. Matsui, Koujirou; Sakamoto, Takehiko; Umezu, Kazuyuki; Uno, Tomoaki, Semiconductor device.
  75. Letterman, Jr., James P.; Fauty, Joseph K.; Yoder, Jay Allen, Semiconductor device and laminated leadframe package.
  76. Lotfi, Ashraf W.; Demski, Jeffrey; Feygenson, Anatoly; Lopata, Douglas Dean; Norton, Jay; Weld, John D., Semiconductor device including a redistribution layer and metallic pillars coupled thereto.
  77. Lotfi, Ashraf W.; Demski, Jeffrey; Feygenson, Anatoly; Lopata, Douglas Dean; Norton, Jay; Weld, John D., Semiconductor device including alternating source and drain regions, and respective source and drain metallic strips.
  78. Lotfi, Ashraf W.; Demski, Jeffrey; Feygenson, Anatoly; Lopata, Douglas Dean; Norton, Jay; Weld, John D., Semiconductor device including gate drivers around a periphery thereof.
  79. Nakamura, Kazutoshi; Yasuhara, Norio; Matsudai, Tomoko; Matsushita, Kenichi; Nakagawa, Akio, Semiconductor device including power MOS field-effect transistor and driver circuit driving thereof.
  80. Nakamura,Kazutoshi; Yasuhara,Norio; Matsudai,Tomoko; Matsushita,Kenichi; Nakagawa,Akio, Semiconductor device including power MOS field-effect transistor and driver circuit driving thereof.
  81. Cyr, Scott R., Semiconductor device package with mirror mode.
  82. Osburn,Edward P., Semiconductor device power interconnect striping.
  83. Lin, Mou-Shiung; Lee, Jin-Yuan; Huang, Ching-Cheng, Semiconductor package with interconnect layers.
  84. Tournatory, David Christian Gerard; Kahn, Seth, Sensing and feedback in a current mode control voltage regulator.
  85. Kahn, Seth, Sensing and feedback with enhanced stability in a current mode control voltage regulator.
  86. Shu Jung Ma TW, Substrate having specific pad distribution.
  87. Stratakos, Anthony J.; McJimsey, Michael D.; Jergovic, Ilija; Ikriannikov, Alexandr; Der Minassians, Artin; Yao, Kaiwei; Lidsky, David B.; Zuniga, Marco A.; Borisavljevic, Ana, Switching circuits for extracting power from an electric power source and associated methods.
  88. Stratakos, Anthony J.; McJimsey, Michael D.; Jergovic, Ilija; Ikriannikov, Alexandr; Der Minassians, Artin; Yao, Kaiwei; Lidsky, David B.; Zuniga, Marco A.; Borisavljevic, Ana, Switching circuits for extracting power from an electric power source and associated methods.
  89. Stratakos, Anthony J.; McJimsey, Michael D.; Jergovic, Ilija; Ikriannikov, Alexandr; Der Minassians, Artin; Yao, Kaiwei; Lidsky, David B.; Zuniga, Marco A.; Borisavljevic, Ana, Switching circuits for extracting power from an electric power source and associated methods.
  90. Stratakos, Anthony J.; McJimsey, Michael D.; Jergovic, Ilija; Ikriannikov, Alexandr; Der Minassians, Artin; Yao, Kaiwei; Lidsky, David B.; Zuniga, Marco A.; Borisavljevic, Ana, Switching circuits for extracting power from an electric power source and associated methods.
  91. Stratakos, Anthony J.; McJimsey, Michael D.; Jergovic, Ilija; Ikriannikov, Alexandr; Der Minassians, Artin; Yao, Kaiwei; Lidsky, David B.; Zuniga, Marco A.; Borisavljevic, Ana, Switching circuits for extracting power from an electric power source and associated methods.
  92. Stratakos, Anthony J.; McJimsey, Michael D.; Jergovic, Ilija; Ikriannikov, Alexandr; Der Minassians, Artin; Yao, Kaiwei; Lidsky, David B.; Zuniga, Marco A.; Borisavljevic, Ana, Switching circuits for extracting power from an electric power source and associated methods.
  93. Stratakos, Anthony J.; McJimsey, Michael D.; Jergovic, Ilija; Ikriannikov, Alexandr; Der Minassians, Artin; Yao, Kaiwei; Lidsky, David B.; Zuniga, Marco A.; Borisavljevic, Ana, Switching circuits for extracting power from an electric power source and associated methods.
  94. Stanley, Marshall, Switching regulator synchronous node snubber circuit.
  95. Stanley, Marshall, Switching regulator synchronous node snubber circuit.
  96. Stanley, Marshall, Switching regulator synchronous node snubber circuit.
  97. Clevenger,Lawrence A.; Hsu,Louis L.; Radens,Carl J.; Wang,Li Kong; Wong,Kwong Hon, System level device for battery and integrated circuit integration.
  98. Ikriannikov, Alexandr; Stratakos, Anthony J., System, method, module, and energy exchanger for optimizing output of series-connected photovoltaic and electrochemical devices.
  99. Burstein, Andrew; Chakraborty, Sombuddha; Xiong, Yali; McJimsey, Michael D.; Roessig, Trey A.; Panseri, Luigi; Choi, Paul H.; Burmas, Theodore V.; Beronja, Biljana; Garcea, Giovanni; Jergovic, Ilija; Pizzutelli, Andrea; Stratakos, Anthony J., Systems and methods for DC-to-DC converter control.
  100. Burstein, Andrew; Chakraborty, Sombuddha; Xiong, Yali; McJimsey, Michael D.; Roessig, Trey A.; Panseri, Luigi; Choi, Paul H.; Burmas, Theodore V.; Beronja, Biljana; Garcea, Giovanni; Jergovic, Ilija; Pizzutelli, Andrea; Stratakos, Anthony J., Systems and methods for DC-to-DC converter control.
  101. Chakraborty, Sombuddha; Xiong, Yali; McJimsey, Michael D.; Stratakos, Anthony J.; Garcea, Giovanni; Jergovic, Ilija; Burstein, Andrew; Pizzutelli, Andrea, Systems and methods for DC-to-DC converter control.
  102. Chakraborty, Sombuddha; Xiong, Yali; McJimsey, Michael D.; Stratakos, Anthony J.; Garcea, Giovanni; Jergovic, Ilija; Burstein, Andrew; Pizzutelli, Andrea, Systems and methods for DC-to-DC converter control.
  103. McJimsey, Michael D.; Lidsky, David B.; Burstein, Andrew; Garcea, Giovanni; Flasck, Jeremy M.; Jergovic, Ilija; Pizzutelli, Andrea, Systems and methods for DC-to-DC converter control.
  104. McJimsey, Michael D.; Lidsky, David B.; Burstein, Andrew; Garcea, Giovanni; Flasck, Jeremy M.; Jergovic, Ilija; Pizzutelli, Andrea, Systems and methods for DC-to-DC converter control.
  105. Andrew J. Burstein ; Charles Nickel, Transistor pattern for voltage regulator.
  106. Kahn, Seth; Tang, Joel; Chen, Jingquan, Virtual output voltage sensing for feed-forward control of a voltage regulator.
  107. Suppanz, Bradley J.; Djekic, Ognjen, Voltage regulator control using information from a load.
  108. Lin, Mou-Shiung; Wei, Gu-Yeon, Voltage regulator integrated with semiconductor chip.
  109. Lacap, Efren M.; Nariani, Subhash Rewachand; Nickel, Charles, Wafer-level chip scale package.
  110. Lacap, Efren M.; Nariani, Subhash Rewachand; Nickel, Charles, Wafer-level chip scale package.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로