$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Sputtering target, method of producing the target, optical recording medium fabricated by using the sputtering target, and method of fabricating the optical recording medium

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • B22F-001/00
  • B22F-003/10
  • C22C-001/04
출원번호 US-0488063 (2000-01-19)
우선권정보 JP0332532 (1994-12-13)
발명자 / 주소
  • Yamada Katsuyuki,JPX
  • Iwasaki Hiroko,JPX
  • Ide Yukio,JPX
  • Harigaya Makoto,JPX
  • Kageyama Yoshiyuki,JPX
  • Deguchi Hiroshi,JPX
  • Takahashi Masaetsu,JPX
  • Hayashi Yoshitaka,JPX
출원인 / 주소
  • Ricoh Company, Ltd., JPX
대리인 / 주소
    Cooper & Dunham LLP
인용정보 피인용 횟수 : 193  인용 특허 : 12

초록

A sputtering target for fabricating a recording layer of a phase-change type optical recording medium contains a compound or mixture including as constituent elements Ag, In, Te and Sb with the respective atomic percent (atom. %) of .alpha., .beta., .gamma. and .delta. thereof being in the relations

대표청구항

[ What is claimed is:] [1.]1. A method of producing a target for sputtering, comprising the steps of:mixing Ag, In and Te elements to prepare a mixture of Ag, In and Te elements;fusing said mixture of Ag, In and Te elements at 600.degree. C. or more to prepare a fused mixture;rapidly cooling said fu

이 특허에 인용된 특허 (12)

  1. Iwasaki Hiroko,JPX ; Kageyama Yoshiyuki,JPX ; Harigaya Makoto,JPX ; Takahashi Masaetsu,JPX ; Deguchi Hiroshi,JPX ; Yamada Katsuyuki,JPX ; Hayashi Yoshitaka,JPX ; Ide Yukio,JPX, Heat treated and sintered sputtering target.
  2. Ide Yukio (Mishima JPX) Harigaya Makoto (Hiratsuka JPX) Kageyma Yoshiyuki (Yokohama JPX) Iwasaki Hiroko (Tokyo JPX), Information recording medium.
  3. Ide Yukio (Mishima JPX) Harigaya Makoto (Hiratsuka JPX) Yamada Katsuyuki (Yokohama JPX) Iwasaki Hiroko (Tokyo JPX), Information recording medium.
  4. Yamada Katsuyuki (Yokohama JPX) Ide Yukio (Mishima JPX) Harigaya Makoto (Hiratsuka JPX) Iwasaki Hiroko (Tokyo JPX), Information recording medium.
  5. Yamada Katsuyuki (Yokohama JPX) Kojima Narihito (Numazu JPX) Ide Yukio (Mishima JPX) Harigaya Makoto (Hiratsuka JPX) Iwasaki Hiroko (Tokyo JPX), Information recording medium.
  6. Harigaya Makoto (Hiratsuka JPX) Ide Yukio (Mishima JPX) Yamada Katsuyuki (Yokohama JPX) Iwasaki Hiroko (Tokyo JPX), Optical information recording medium.
  7. Ohkubo Shuichi,JPX, Optical information recording medium.
  8. Horie Michikazu (Yokohama JPX) Kunitomo Haruo (Yokohama JPX) Ohno Takashi (Yokohama JPX) Takada Kenichi (Yokohama JPX) Mizuno Hironobu (Yokohama JPX), Optical recording medium.
  9. Ohkubo Shuichi (Tokyo JPX), Phase change optical disc.
  10. Ide Yukio,JPX ; Iwasaki Hiroko,JPX ; Kageyama Yoshiyuki,JPX ; Kaneko Yujiro,JPX ; Yamada Katsuyuki,JPX ; Shinotsuka Michiaki,JPX ; Harigaya Makoto,JPX ; Deguchi Hiroshi,JPX, Sputtering target.
  11. Yamada Katsuyuki,JPX ; Iwasaki Hiroko,JPX ; Ide Yukio,JPX ; Harigaya Makoto,JPX ; Kageyama Yoshiyuki,JPX ; Deguchi Hiroshi,JPX ; Takahashi Masaetsu,JPX ; Hayashi Yoshitaka,JPX, Sputtering target for producing optical recording medium.
  12. Yamada Katsuyuki,JPX ; Iwasaki Hiroko,JPX ; Ide Yukio,JPX ; Harigaya Makoto,JPX ; Kageyama Yoshiyuki,JPX ; Deguchi Hiroshi,JPX ; Takahashi Masaetsu,JPX ; Hayashi Yoshitaka,JPX, Sputtering target, method of producing the target, optical recording medium fabricated by using the sputtering target, and method of fabricating the optical recording medium.

이 특허를 인용한 특허 (193)

  1. Lung, Hsiang-Lan, 2T2R-1T1R mix mode phase change memory array.
  2. Lung, Hsiang-Lan, 4F2 self align fin bottom electrodes FET drive phase change memory.
  3. Lung, Hsiang-Lan, 4F2 self align side wall active phase change memory.
  4. Lung, Hsiang-Lan, 4Fself align side wall active phase change memory.
  5. Lai, Erh-Kun; Ho, ChiaHua; Hsieh, Kuang Yeu, Air cell thermal isolation for a memory array formed of a programmable resistive material.
  6. Chen, Yi-Chou; Lin, Yuyu, Bipolar switching of phase change device.
  7. Ho, ChiaHua; Lai, Erh-Kun; Hsieh, Kuang Yeu, Bridge resistance random access memory device and method with a singular contact structure.
  8. Ho, ChiaHua; Lai, Erh Kun; Hsieh, Kuang Yeu, Bridge resistance random access memory device with a singular contact structure.
  9. Chen, Chieh Fang; Ho, Chiahua, Chalcogenide layer etching method.
  10. Lung, Hsiang-Lan; Lai, Erh-Kun, Cross-point self-aligned reduced cell size phase change memory.
  11. Happ, Thomas D.; Lung, Hsiang Lan; Nirschl, Thomas, Current compliant sensing architecture for multilevel phase change memory.
  12. Lung, Hsiang Lan, Damascene phase change RAM and manufacturing method.
  13. Lung, Hsiang-Lan; Chen, Chieh-Fang; Shih, Yen-Hao; Lee, Ming-Hsiu; Breitwisch, Matthew J.; Lam, Chung Hon; Baumann, Frieder H.; Flaitz, Philip; Raoux, Simone, Dielectric mesh isolated phase change structure for phase change memory.
  14. Wu, Chao-I, Dynamic pulse operation for phase change memory.
  15. Lung, Hsiang-Lan; Lam, Chung Hon; Breitwisch, Matthew J.; Chen, Chieh Fang, Fill-in etching free pore device.
  16. Chen, Shih-Hung, Heating center PCRAM structure and methods for making.
  17. Chen, Shih Hung; Lung, Hsiang Lan, I-shaped phase change memory cell.
  18. Chen, Shih-Hung; Lung, Hsiang-Lan, I-shaped phase change memory cell.
  19. Lung, Hsiang-Lan, Integrated circuit 3D phase change memory array and manufacturing method.
  20. Lung, Hsiang-Lan; Lai, Erh-Kun, Integrated circuit memory with single crystal silicon on silicide driver and manufacturing method.
  21. Chen, Shih-Hung; Chen, Yi-Chou, Low operational current phase change memory structures.
  22. Chen, Shih-Hung; Chen, Yi-Chou, Low operational current phase change memory structures.
  23. Lai, Erh Kun; Ho, Chiahua; Chen, Yi Chou; Hsieh, Kuang Yeu, Manufacturing method for phase change RAM with electrode layer process.
  24. Lung, Hsiang-Lan, Manufacturing method for pipe-shaped electrode phase change memory.
  25. Lung, Hsiang-Lan; Yang, Min; Happ, Thomas D.; Rajendran, Bipin, Memory array with diode driver and method for fabricating the same.
  26. Lung, Hsiang-Lan; Lai, Erh-Kun; Shih, Yen-Hao; Chen, Yi-Chou; Chen, Shih-Hung, Memory cell access device having a pn-junction with polycrystalline and single crystal semiconductor regions.
  27. Lung, Hsiang-Lan; Lai, Erh-Kun; Shih, Yen-Hao; Chen, Yi-Chou; Chen, Shih-Hung, Memory cell access device having a pn-junction with polycrystalline plug and single-crystal semiconductor regions.
  28. Lai, Erh Kun; Ho, Chiahua; Hsieh, Kuang Yeu, Memory cell device and manufacturing method.
  29. Lung, Hsiang-Lan; Chen, Yi-Chou, Memory cell device and programming methods.
  30. Lung,Hsiang Lan, Memory cell device with circumferentially-extending memory element.
  31. Lung, Hsiang Lan, Memory cell device with coplanar electrode surface and method.
  32. Lung, Hsiang-Lan, Memory cell device with coplanar electrode surface and method.
  33. Lung, Hsiang-Lan; Lam, Chung Hon; Yang, Min; Schrott, Alejandro G., Memory cell having a buried phase change region and method for fabricating the same.
  34. Lung, Hsiang-Lan, Memory cell having a side electrode contact.
  35. Happ, Thomas D.; Chen, Yi-Chou; Philipp, Jan Boris; Lung, Hsiang-Lan, Memory cell having improved mechanical stability.
  36. Lung, Hsiang Lan, Memory cell sidewall contacting side electrode.
  37. Lung, Hsiang-Lan, Memory cell with memory element contacting an inverted T-shaped bottom electrode.
  38. Lung, Hsiang-Lan, Memory cell with memory material insulation and manufacturing method.
  39. Lung,Hsiang Lan, Memory cell with separate read and program paths.
  40. Lai, Erh Kun; Ho, Chiahua; Hsieh, Kuang Yeu, Memory device and manufacturing method.
  41. Lung, Hsiang-Lan; Shih, Yen-Hao, Memory device and method for sensing and fixing margin cells.
  42. Lung, Hsiang-Lan, Memory device having wide area phase change element and small electrode contact area.
  43. Lai, Erh-Kun; Ho, ChiaHua; Hsieh, Kuang-Yeu, Memory device manufacturing method.
  44. Lung,Hsiang Lan, Memory element with reduced-current phase change element.
  45. Lung, Hsiang-Lan, Memory structure with reduced-size memory element between memory material portions.
  46. Lung, Hsiang-Lan, Memory structure with reduced-size memory element between memory material portions.
  47. Chen,Chieh Fang; Chen,Yi Chou, Method and apparatus for refreshing programmable resistive memory.
  48. Kato,Masaki; Narumi,Shinya; Yamada,Katsuyuki, Method and device for recording optical data.
  49. Kato,Masaki; Narumi,Shinya; Yamada,Katsuyuki, Method and device for recording optical data.
  50. Lai, Erh Kun; Ho, Chiahua; Hsieh, Kuang Yeu, Method for forming self-aligned thermal isolation cell for a variable resistance memory array.
  51. Lung, Hsiang-Lan, Method for making a keyhole opening during the manufacture of a memory cell.
  52. Lung, Hsiang-Lan, Method for making a phase change memory device with vacuum cell thermal isolation.
  53. Lung, Hsiang-Lan; Ho, ChiaHua, Method for making a pillar-type phase change memory element.
  54. Lung, Hsiang-Lan, Method for making a self aligning memory device.
  55. Lung, Hsiang Lan, Method for making a self-converged memory material element for memory cell.
  56. Lung,Hsiang Lan, Method for making a self-converged memory material element for memory cell.
  57. Lung, Hsiang Lan, Method for making a self-converged void and bottom electrode for memory cell.
  58. Lung,Hsiang Lan, Method for making a self-converged void and bottom electrode for memory cell.
  59. Chen,Chieh Fang, Method for making memory cell device.
  60. Lung, Hsiang-Lan, Method for making self aligning pillar memory cell device.
  61. Lung, Hsiang Lan; Ho, Chiahua; Chen, Shih Hung; Chen, Chieh Fang, Method for manufacturing a narrow structure on an integrated circuit.
  62. Lung, Hsiang Lan; Chen, Chieh Fang; Chen, Yi Chou; Chen, Shih Hung; Lam, Chung Hon; Joseph, Eric Andrew; Schrott, Alejandro Gabriel; Breitwisch, Matthew J.; Burr, Geoffrey William; Happ, Thomas D.; Philipp, Jan Boris, Method for manufacturing a phase change memory device with pillar bottom electrode.
  63. Lai, Erh Kun; Ho, ChiaHua; Hsieh, Kuang Yeu, Method for manufacturing a resistor random access memory with reduced active area and reduced contact areas.
  64. Chen, Yi-Chou, Method for setting PCRAM devices.
  65. Lai, Erh-Kun; Ho, ChiaHua; Hsieh, Kuang Yeu, Method of a multi-level cell resistance random access memory with metal oxides.
  66. Ide, Yukio; Iwasaki, Hiroko; Kageyama, Yoshiyuki; Kaneko, Yujiro; Yamada, Katsuyuki; Shinotsuka, Michiaki; Harigaya, Makoto; Deguchi, Hiroshi, Method of producing a sputtering target.
  67. Ide,Yukio; Iwasaki,Hiroko; Kageyama,Yoshiyuki; Kaneko,Yujiro; Yamada,Katsuyuki; Shinotsuka,Michiaki; Harigaya,Makoto; Deguchi,Hiroshi, Method of producing a sputtering target.
  68. Lung, Hsiang Lan, Method to tighten set distribution for PCRAM.
  69. Lung,Hsiang Lan, Method, apparatus and computer program product for read before programming process on multiple programmable resistive memory cell.
  70. Lung,Hsiang Lan, Method, apparatus and computer program product for stepped reset programming process on programmable resistive memory cell.
  71. Shih, Yen-Hao; Lee, Ming-Hsiu; Wu, Chao-I; Lung, Hsiang-Lan; Lam, Chung Hon; Cheek, Roger; Breitwisch, Matthew J.; Rajendran, Bipin, Methods and apparatus for reducing defect bits in phase change memory.
  72. Ho, ChiaHua; Lai, Erh-Kun; Hsieh, Kuang-Yeu, Methods for forming resistance random access memory structure.
  73. Lin, Yuyu; Chen, Yi-Chou, Methods for high speed reading operation of phase change memory and device employing same.
  74. Cheng, Huai-Yu; Raoux, Simone, Methods for reducing recrystallization time for a phase change material.
  75. Ho, ChiaHua; Lai, Erh Kun; Hsieh, Kuang Yeu, Methods of operating a bistable resistance random access memory with multiple memory layers and multilevel memory states.
  76. Ho,ChiaHua; Lai,Erh Kun; Hsieh,Kuang Yeu, Methods of operating a bistable resistance random access memory with multiple memory layers and multilevel memory states.
  77. Chen, Shih-Hung, Multi-layer electrode structure.
  78. Lai, Erh-Kun; Ho, ChiaHua; Hsieh, Kuang Yeu, Multi-level cell resistance random access memory with metal oxides.
  79. Lung, Hsiang-Lan; Chen, Yi-Chou, Multi-level memory cell having phase change element and asymmetrical thermal boundary.
  80. Lung, Hsiang-Lan, Multiple phase change materials in an integrated circuit for system on a chip application.
  81. Lung, Hsiang-Lan; Wu, Chao-I; Chien, Wei-Chih, Multiple phase change materials in an integrated circuit for system on a chip application.
  82. Ito, Kazunori; Yuzurihara, Hajime; Onagi, Nobuaki; Yamada, Katsuyuki; Narumi, Shinya, Optical information recording medium.
  83. Ito,Kazunori; Yuzurihara,Hajime; Onagi,Nobuaki; Yamada,Katsuyuki; Narumi,Shinya, Optical information recording medium.
  84. Ito,Kazunori; Yuzurihara,Hajime; Onagi,Nobuaki; Yamada,Katsuyuki; Narumi,Shinya, Optical information recording medium.
  85. Ito,Kazunori; Yuzurihara,Hajime; Onagi,Nobuaki; Yamada,Katsuyuki; Narumi,Shinya, Optical information recording medium.
  86. Yamada,Katsuyuki; Narumi,Shinya; Harigaya,Makoto; Tani,Katsuhiko; Iwata,Noriyuki; Onagi,Nobuaki; Ito,Kazunori; Shibaguchi,Takashi; Hibino,Eiko; Yuzurihara,Hajime; Ohkura,Hiroko; Shimofuku,Akira; Nakamura,Yuki, Optical information recording medium, method of manufacturing the optical information recording medium, and method of and apparatus for recording/reproducing optical information.
  87. Nakamura, Yuki; Kato, Masaki, Optical recording medium and sputtering target for fabricating the recording medium.
  88. Lung, Hsiang-Lan, Phase change device for interconnection of programmable logic device.
  89. Shih, Yen-Hao; Chen, Chieh Fang; Lung, Hsiang-Lan, Phase change device having two or more substantial amorphous regions in high resistance state.
  90. Shih, Yen-Hao; Chen, Chieh-Fang; Lung, Hsiang-Lan, Phase change device having two or more substantial amorphous regions in high resistance state.
  91. Lung, Hsiang-Lan, Phase change memory bridge cell.
  92. Lung, Hsiang-Lan, Phase change memory bridge cell with diode isolation device.
  93. Lung, Hsiang-Lan; Liu, Rich; Chen, Shih-Hung; Chen, Yi-Chou, Phase change memory cell and manufacturing method.
  94. Lung,Hsiang Lan, Phase change memory cell and manufacturing method.
  95. Lung, Hsiang-Lan; Lam, Chung Hon; Breitwisch, Matthew J., Phase change memory cell array with self-converged bottom electrode and method for manufacturing.
  96. Lung, Hsiang-Lan; Lam, Chung Hon; Breitwisch, Matthew J., Phase change memory cell array with self-converged bottom electrode and method for manufacturing.
  97. Lung, Hsiang-Lan, Phase change memory cell having interface structures with essentially equal thermal impedances and manufacturing methods.
  98. Lung, Hsiang-Lan, Phase change memory cell having top and bottom sidewall contacts.
  99. Lung, Hsiang-Lan; Lam, Chung Hon, Phase change memory cell having vertical channel access transistor.
  100. Lung, Hsiang-Lan; Lam, Chung Hon, Phase change memory cell having vertical channel access transistor.
  101. Lung, Hsiang-Lan; Lam, Chung Hon, Phase change memory cell having vertical channel access transistor.
  102. Lung, Hsiang-Lan; Lam, Chung Hon, Phase change memory cell in via array with self-aligned, self-converged bottom electrode and method for manufacturing.
  103. Lung, Hsiang-Lan; Lam, Chung Hon, Phase change memory cell in via array with self-aligned, self-converged bottom electrode and method for manufacturing.
  104. Chen, Shih-Hung, Phase change memory cell including a thermal protect bottom electrode and manufacturing methods.
  105. Lee, Ming-Hsiu; Chen, Chieh-Fang, Phase change memory cell structure.
  106. Lee, Ming-Hsiu; Chen, Chieh-Fang, Phase change memory cell structure.
  107. Lung, Hsiang Lan; Chen, Chieh-Fang, Phase change memory cell with filled sidewall memory element and method for fabricating the same.
  108. Lung, Hsiang-Lan; Chen, Chieh-Fang, Phase change memory cell with filled sidewall memory element and method for fabricating the same.
  109. Lung, Hsiang-Lan, Phase change memory cell with heater and method for fabricating the same.
  110. Lung, Hsiang-Lan; Lam, Chung Hon; Lee, Ming-Hsiu; Rajendran, Bipin, Phase change memory cells having vertical channel access transistor and memory plane.
  111. Lung, Hsiang-Lan, Phase change memory cells with dual access devices.
  112. Lung, Hsiang Lan; Chen, Shih-Hung, Phase change memory device and manufacturing method.
  113. Lung, Hsiang-Lan; Chen, Shih-Hung, Phase change memory device and manufacturing method.
  114. Lung,Hsiang Lan; Chen,Shih Hung, Phase change memory device and manufacturing method.
  115. Lee, Ming Hsiu; Rajendran, Bipin; Lam, Chung Hon, Phase change memory dynamic resistance test and manufacturing methods.
  116. Shih, Yen-Hao; Cheng, Huai-Yu; Chen, Chieh-Fang; Wu, Chao-I; Lee, Ming Hsiu; Lung, Hsiang-Lan; Breitwisch, Matthew J.; Raoux, Simone; Lam, Chung H, Phase change memory having one or more non-constant doping profiles.
  117. Lee, Ming-Hsiu, Phase change memory having stabilized microstructure and manufacturing method.
  118. Lee, Ming-Hsiu; Breitwisch, Matthew J.; Lam, Chung Hon, Phase change memory program method without over-reset.
  119. Lung, Hsiang-Lan; Lam, Chung Hon, Phase change memory with dual word lines and source lines and method of operating same.
  120. Lung, Hsiang-Lan; Lam, Chung Hon, Phase change memory with dual word lines and source lines and method of operating same.
  121. Lung, Hsiang-Lan; Ho, Yung-Han, Phase change memory with inter-granular switching.
  122. Hibino, Eiko; Yuzurihara, Hajime; Deguchi, Hiroshi; Miura, Hiroshi; Abe, Mikiko, Phase change optical recording medium.
  123. Lung,Hsiang Lan, Pipe shaped phase change memory.
  124. Lung, Hsiang-Lan; Lai, Erh-Kun; Lam, Chung H.; Rajendran, Bipin, Polysilicon pillar bipolar transistor with self-aligned memory element.
  125. Lung, Hsiang-Lan; Lai, Erh-Kun; Rajendran, Bipin; Lam, Chung H., Polysilicon plug bipolar transistor for phase change memory.
  126. Lung, Hsiang-Lan; Lai, Erh-Kun; Rajendran, Bipin; Lam, Chung Hon, Polysilicon plug bipolar transistor for phase change memory.
  127. Ho, ChiaHua, Programmable resistive RAM and manufacturing method.
  128. Ho, ChiaHua, Programmable resistive RAM and manufacturing method.
  129. Ho, ChiaHua; Lai, Erh Kun; Hsieh, Kuang Yeu, Programmable resistive RAM and manufacturing method.
  130. Ho, ChiaHua; Lai, Erh Kun; Hsieh, Kuang Yeu, Programmable resistive RAM and manufacturing method.
  131. Ho, ChiaHua; Lai, Erh-Kun; Hsieh, Kuang Yeu, Programmable resistive RAM and manufacturing method.
  132. Lung, Hsiang Lan, Programmable resistive memory cell with self-forming gap.
  133. Lung, Hsiang-Lan, Programmable resistive memory cell with self-forming gap.
  134. Lung, Hsiang Lan; Lam, Chung Hon; Breitwisch, Matthew J., Programmable resistive memory with diode structure.
  135. Lung, Hsiang-Lan, Refresh circuitry for phase change memory.
  136. Ho, ChiaHua; Lai, Erh-Kun; Hsieh, Kuang Yeu, Resistance random access memory structure for enhanced retention.
  137. Ho, ChiaHua; Lai, Erh-Kun; Hsieh, Kuang Yeu, Resistance random access memory structure for enhanced retention.
  138. Chien, Wei-Chih; Chang, Kuo-Pin; Lai, Erh-Kun; Hsieh, Kuang Yeu, Resistive memory structure with buffer layer.
  139. Lai, Erh-Kun; Ho, ChiaHua; Hsieh, Kuang Yeu, Resistor random access memory cell device.
  140. Lai, Erh-Kun; Ho, ChiaHua; Hsieh, Kuang Yeu, Resistor random access memory cell device.
  141. Lai, Erh Kun; Ho, Chia Hua; Hsieh, Kuang Yeu, Resistor random access memory cell with L-shaped electrode.
  142. Lai, Erh Kun; Ho, Chia Hua; Hsieh, Kuang Yeu, Resistor random access memory cell with reduced active area and reduced contact areas.
  143. Lai, Erh-Kun; Ho, ChiaHua; Hsieh, Kuang Yeu, Resistor random access memory cell with reduced active area and reduced contact areas.
  144. Lai, Erh-Kun; Ho, ChiaHua; Hsieh, Kuang Yeu, Resistor random access memory structure having a defined small area of electrical contact.
  145. Lee, Ming-Hsiu; Chen, Chieh-Fang; Shih, Yen-Hao; Zhu, Yu, Rewritable memory device based on segregation/re-absorption.
  146. Lai, Erh-Kun, SSL/GSL gate oxide in 3D vertical channel NAND.
  147. Lung, Hsiang-Lan; Breitwisch, Matthew J.; Lam, Chung Hon, Self aligned fin-type programmable memory cell.
  148. Lung, Hsiang-Lan; Breitwisch, Matthew J.; Lam, Chung-Hon, Self aligned fin-type programmable memory cell.
  149. Lung, Hsiang-Lan, Self-align planerized bottom electrode phase change memory and manufacturing method.
  150. Lung, Hsiang-Lan, Self-align planerized bottom electrode phase change memory and manufacturing method.
  151. Lung, Hsiang-Lan; Lam, Chung H; Lai, Erh-Kun; Breitwisch, Matthew J., Self-aligned bit line under word line memory array.
  152. Lung,Hsiang Lan, Self-aligned manufacturing method, and manufacturing method for thin film fuse phase change ram.
  153. Lung,Hsiang Lan, Self-aligned small contact phase-change memory method and device.
  154. Lai, Erh-Kun; Ho, ChiaHua; Hsieh, Kuang Yeu; Chen, Shih-Hung, Self-aligned structure and method for confining a melting point in a resistor random access memory.
  155. Lai,Erh Kun; Ho,ChiaHua; Hsieh,Kuang Yeu; Chen,Shih Hung, Self-aligned structure and method for confining a melting point in a resistor random access memory.
  156. Lung, Hsiang Lan; Chen, Shih Hung, Self-aligned, embedded phase change RAM.
  157. Lung, Hsiang-Lan; Lamorey, Mark, Sensing circuit for PCRAM applications.
  158. Lee, Ming-Hsiu, Set algorithm for phase change memory cell.
  159. Lee, Ming-Hsiu, Set algorithm for phase change memory cell.
  160. Lung, Hsiang Lan; Chen, Shih Hung; Chen, Yi Chou, Side wall active pin memory and manufacturing method.
  161. Lung,Hsiang Lan; Liu,Rich; Chen,Yi Chou; Chen,Shih Hung, Single-mask phase change memory element.
  162. Lung,Hsiang Lan, Spacer chalcogenide memory device.
  163. Lung, Hsiang Lan; Chen, Shih-Hung, Spacer electrode small pin phase change RAM and manufacturing method.
  164. Lung,Hsiang Lan; Chen,Shih Hung, Spacer electrode small pin phase change memory RAM and manufacturing method.
  165. Inoue, Akihisa; Kimura, Hisamichi; Sasamori, Kenichiro; Yahagi, Masataka; Nakamura, Atsushi; Takahashi, Hideyuki, Sputtering target and method for production thereof.
  166. Nakamura, Atsushi; Yahagi, Masataka; Inoue, Akihisa; Kimura, Hisamichi; Yamaura, Shin-ichi, Sputtering target for producing metallic glass membrane and manufacturing method thereof.
  167. Nakamura, Atsushi; Yahagi, Masataka; Inoue, Akihisa; Kimura, Hisamichi; Yamaura, Shin-ichi, Sputtering target for producing metallic glass membrane and manufacturing method thereof.
  168. Lai, Erh-Kun; Lue, Hang-Ting; Hsieh, Kuang Yeu, Stacked non-volatile memory device and methods for fabricating the same.
  169. Hung, Chun-Hsiung; Wang, Tien-Yen, Staggered write and verify for phase change memory.
  170. Ho, ChiaHua; Lai, Erh-Kun; Hsieh, Kuang Yeu, Structures and methods of a bistable resistive random access memory.
  171. Chen, Shih Hung, Surface topology improvement method for plug surface areas.
  172. Lung,Hsiang Lan, Thermal isolation for an active-sidewall phase change memory cell.
  173. Chen, Shih-Hung, Thermal protect PCRAM structure and methods for making.
  174. Lai, Sheng-Chih; Lung, Hsiang-Lan; Breitwisch, Matthew J., Thermally confined electrode for programmable resistance memory.
  175. Lung,Hsiang Lan, Thermally contained/insulated phase change memory device and method (combined).
  176. Lung,Hsiang Lan, Thermally insulated phase change memory device.
  177. Lung, Hsiang-Lan, Thermally insulated phase change memory manufacturing method.
  178. Lung, Hsiang Lan; Chen, Shih Hung, Thin film fuse phase change RAM and manufacturing method.
  179. Lung,Hsiang Lan; Chen,Shih Hung, Thin film fuse phase change RAM and manufacturing method.
  180. Chen, Shih Hung, Thin film fuse phase change cell with thermal isolation layer and manufacturing method.
  181. Lung, Hsiang Lan, Thin film fuse phase change cell with thermal isolation pad and manufacturing method.
  182. Lung, Hsiang Lan, Thin film fuse phase change cell with thermal isolation pad and manufacturing method.
  183. Chen, Shih Hung; Lung, Hsiang Lan, Thin film plate phase change RAM circuit and manufacturing method.
  184. Chen,Shih Hung; Lung,Hsiang Lan, Thin film plate phase change ram circuit and manufacturing method.
  185. Lung, Hsiang Lan, Vacuum cell thermal isolation for a phase change memory device.
  186. Lung, Hsiang-Lan, Vacuum jacket for phase change memory element.
  187. Lung, Hsiang-Lan, Vacuum jacket for phase change memory element.
  188. Lung,Hsiang Lan, Vacuum jacket for phase change memory element.
  189. Lung, Hsiang Lan, Vacuum jacketed electrode for phase change memory element.
  190. Lung,Hsiang Lan, Vacuum jacketed electrode for phase change memory element.
  191. Lung,Hsiang Lan, Vertical side wall active pin structures in a phase change memory and manufacturing methods.
  192. Sasa, Noboru; Hayashi, Yoshitaka; Komoda, Hirotaka; Watada, Atsuyuki; Tanaka, Kawori; Fujii, Toshishige; Kamezaki, Hisamitsu, Write-once-read-many optical recording media and process for recording and reproducing information on the media.
  193. Sasa,Noboru; Hayashi,Yoshitaka; Komoda,Hirotaka; Watada,Atsuyuki; Tanaka,Kawori; Fujii,Toshishige; Kamezaki,Hisamitsu, Write-once-read-many optical recording media and process for recording and reproducing information on the media.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트