$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Low supply voltage sub-bandgap reference circuit

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G05F-001/10
출원번호 US-0636006 (2000-08-09)
발명자 / 주소
  • Doyle James T.
출원인 / 주소
  • Intel Corporation
대리인 / 주소
    Blakely, Sokoloff, Taylor & Zafman LLP
인용정보 피인용 횟수 : 40  인용 특허 : 16

초록

A sub-bandgap reference circuit yielding a reference voltage smaller than the bandgap voltage of silicon. The circuit generates a negative temperature coefficient signal V.sub.be and an oppositely tracking (positive temperature coefficient) .DELTA.V.sub.be, and takes the average of two signals relat

대표청구항

[ What is claimed is:] [1.]1. A circuit comprising:a current source having first and second transistors that, as connected, can support different drain-source voltages and provide respective outputs;first and second diode elements coupled to said respective outputs of the current source at one end a

이 특허에 인용된 특허 (16)

  1. Brehner Geoffrey E. (Lexington TX) Schnizlein Paul G. (Austin TX), Analog voltage reference generator system.
  2. Sharpe-Geisler Bradley A., Band gap reference using a low voltage power supply.
  3. McNeill Bruce W. ; Walden Robert W., CMOS bandgap voltage reference.
  4. McIntyre David H. (Bristol GBX), Current generator circuit for generating substantially constant current.
  5. Doyle James T., Low power digital CMOS compatible bandgap reference.
  6. Brooks Todd L., Low-power differential reference voltage generator.
  7. Lakshmikumar Kadaba R. (Wescosville PA) Nagaraj Krishnaswamy (Somerville NJ) Rich David Arthur (Woodmere NY) Tham Khong-Meng (Reading PA), PTAT current source.
  8. Susak David M., Precision bandgap reference circuit.
  9. Joseph Eric D. (Mesa AZ), Precision current source.
  10. Akioka Takashi (Hitachi JPX) Mitsumoto Kinya (Tamamura-machi JPX) Kobayashi Yutaka (Hitachinaka JPX), Reference current generating circuit for generating a constant current.
  11. Koazechi Shin-ichi (Tokyo JPX), Reference voltage generator of a band-gap regulator type used in CMOS transistor circuit.
  12. Dosho Shiro,JPX ; Sakiyama Shiro,JPX ; Maruyama Masakatsu,JPX ; Matsushita Masatoshi,JPX ; Mochizuki Koji,JPX, Reference voltage supply circuit and voltage feedback circuit.
  13. Pernici Sergio (Bergamo ITX) Nicollini Germano (Piacenza ITX), Sampled band-gap voltage reference circuit.
  14. Opris Ion E., Series resistance compensation in translinear circuits.
  15. Yu Donald Y., Startup circuit for band-gap reference circuit.
  16. Salter Eric Johan ; Nahas Joseph John ; Martino ; Jr. William Luther, Voltage regulator with automatic accelerated aging circuit.

이 특허를 인용한 특허 (40)

  1. Ochoa, Agustin; Tang, Howard, Analog delay cells for the power supply of an RFID tag.
  2. Riedel, Friedbert, Arrangement and approach for providing a reference voltage.
  3. Jiang,Lloyd Jian Le; Makarem,Rabih; Lam,Kwai Kwong K.; Leon,Christopher R., Automatic gain control and tuned low noise amplifier for process-independent gain systems.
  4. Khan,Qadeer A.; Wadhwa,Sanjay K.; Misri,Kulbhushan, Band-gap reference circuit.
  5. Marin, Nicolae; Kotikalapoodi, Sridhar, Band-gap reference circuit with high power supply ripple rejection ratio.
  6. Ochoa, Agustin, Bandgap ready circuit.
  7. Kuo, Cheng-Hsiung, Bandgap reference circuit.
  8. Liu, Ming-Huang, Bandgap reference circuit.
  9. Trifonov, Dimitar T.; Doorenbos, Jerry L., Bandgap reference circuit with sampling and averaging circuitry.
  10. Doyle,James T.; Kang,Dae Woon; Dermody,Martin, Bandgap reference designs with stacked diodes, integrated current source and integrated sub-bandgap reference.
  11. Larry L. Harris, Bandgap voltage reference circuit.
  12. Harvey, Barry, Bandgap voltage reference circuits and methods for producing bandgap voltages.
  13. Tang, Stephen H.; Narendra, Siva G.; De, Vivek K., Bias generation circuit.
  14. Latham, Paul; Kenly, Stewart, Buck DC to DC converter and method.
  15. Latham, II, Paul W.; Kenly, Stewart, Buck DC-to-DC converter and method.
  16. Latham, II, Paul W.; Kenly, Stewart, Buck DC-to-DC converter and method.
  17. Ochi, Sam S., CMOS compatible band gap reference.
  18. Fujino,Shinichi; Sakano,Junichi; Innami,Toshiyuki; Goto,Kohsei, Current sensor using mirror MOSFET and PWM inverter incorporating the same.
  19. Fujino,Shinichi; Sakano,Junichi; Innami,Toshiyuki; Goto,Kohsei, Current sensor using mirror MOSFET and PWM inverter incorporating the same.
  20. Ochoa, Agustin; Pishdad, Bardia, Dynamic adjusting RFID demodulation circuit.
  21. Ochoa, Agustin; Tang, Howard, Dynamic power clamp for RFID power control.
  22. Ochoa, Agustin, Generation of voltage supply for low power digital circuit operation.
  23. Shearon, William; Vulih, Salomon; Preslar, Donald, Integrated circuit with current sense circuit and associated methods.
  24. Bernard, Frederic J., Low power bandgap voltage reference circuit.
  25. Jung,Chul Min, Low supply voltage bias circuit, semiconductor device, wafer and system including same, and method of generating a bias reference.
  26. Jung,Chul Min, Low supply voltage bias circuit, semiconductor device, wafer and system including same, and method of generating a bias reference.
  27. Jun, Chen; Kuok, Hoon Siew, Low voltage bandgap circuit with improved power supply ripple rejection.
  28. Hsu,Jenshou, Low voltage bandgap reference (BGR) circuit.
  29. Strom, James D.; Rosno, Patrick L., Method and apparatus for biasing body voltages.
  30. Tanzawa,Toru, Method and apparatus for generating read and verify operations in non-volatile memories.
  31. Tanzawa,Toru, Method and apparatus for generating temperature-compensated read and verify operations in flash memories.
  32. Shkidt, Alexei, Power-on reset circuit.
  33. Ochoa, Agustin; Tang, Howard, Power-on sequencing for an RFID tag.
  34. Ochoa, Agustin; Tang, Howard, Shunt regulator circuit having a split output.
  35. Schnaitter, William N., System for on-chip temperature measurement in integrated circuits.
  36. Schnaitter,William N., System for on-chip temperature measurement in integrated circuits.
  37. Far, Ali Tasdighi, Ultra low power high-performance amplifier.
  38. Far, Ali Tasdighi, Ultra-low power and ultra-low voltage bandgap voltage regulator device and method thereof.
  39. Far, Ali Tasdighi, Ultra-low power bias current generation and utilization in current and voltage source and regulator devices.
  40. Far, Ali Tasdighi, Ultra-low power bias current generation and utilization in current and voltage source and regulator devices.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트