$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Instruction selection in a multi-platform environment 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G06F-009/45
출원번호 US-0298251 (1999-04-23)
발명자 / 주소
  • Click
  • Jr. Clifford N.
  • Vick Christopher A.
  • Paleczny Michael H.
출원인 / 주소
  • Sun Microsystems, Inc.
대리인 / 주소
    Beyer Weaver & Thomas LLP
인용정보 피인용 횟수 : 95  인용 특허 : 9

초록

Systems and methods for building a platform specific compiler having an embedded instruction selector in a multi-platform environment are provided. A set of user defined platform dependent compiler architecture descriptors that describe corresponding architectural features and a set of instruction p

대표청구항

[ What is claimed is:] [7.]7. A method of building a platform specific compiler having an embedded instruction selector, comprising:providing a set of user defined platform dependent compiler architecture descriptors that describe corresponding architectural features of a particular hardware platfor

이 특허에 인용된 특허 (9)

  1. Hunter David P. ; Colgate William K. ; Sites Richard L. ; Van Baak Thomas, Compiler generating functionally-alike code sequences in an executable program intended for execution in different run-.
  2. Lawlor Francis D. (Saugerties NY) Spence Thomas M. (Hyde Park NY), Compiler including retargetable data generation.
  3. Walters Chad Perry ; Brown Jorg Anthony, Dynamic cross-compilation system and method.
  4. Steinmetz Peter Jerome ; Smith Ann C., Mechanism for integrating user-defined instructions with compiler-generated instructions and for optimizing the integr.
  5. Tevanian Avadis (Palo Alto CA) DeMoney Michael (San Jose CA) Enderby Kevin (Redwood City CA) Wiebe Douglas (Redwood City CA) Snyder Garth (Boulder CO), Method and apparatus for architecture independent executable files.
  6. Tevanian Avadis (Palo Alto CA) Demoney Michael (San Jose CA) Enderby Kevin (Redwood City CA) Wiebe Douglas (Redwood City CA) Snyder Garth (Boulder CO), Method and apparatus for architecture independent executable files.
  7. Lewis Brian T. (Palo Alto CA) Goldstein Theodore C. (Palo Alto CA), Method and apparatus for generating platform-standard object files containing machine-independent code.
  8. Dunn David A., Method for achieving native performance across a set of incompatible architectures using a single binary file.
  9. Horwat Waldemar, Object code structure and method for translation of architecture independent program implementations.

이 특허를 인용한 특허 (95)

  1. Vorbach, Martin; Baumgarte, Volker; Ehlers, Gerd, Bus systems and reconfiguration methods.
  2. Vorbach, Martin; Münch, Robert, Circuit having a multidimensional structure of configurable cells that include multi-bit-wide inputs and outputs.
  3. Heidari, Ghobad; Chang, Kuor Hsin; Master, Paul L.; Hogenauer, Eugene B.; Scheuermann, Walter James, Communications module, device, and method for implementing a system acquisition function.
  4. Fahmy, Hesham E.; Green, John H.; Klicnik, Vladimir, Configurable importers and resource writers for converting data into another format.
  5. Vorbach, Martin; Nückel, Armin, Configurable logic integrated circuit having a multidimensional structure of configurable elements.
  6. Tseitlin, Ariel D.; Kearns, Daniel, Continuous deployment.
  7. Parthasarathy, Sivagnanam; Driker, Alexander, Coprocessor extension architecture built using a novel split-instruction transaction model.
  8. Vorbach, Martin; Thomas, Alexander, Data processing device and method.
  9. Vorbach, Martin; Thomas, Alexander, Data processing device and method.
  10. Vorbach, Martin; Thomas, Alexander, Data processing device and method.
  11. Vorbach, Martin; Becker, Jürgen; Weinhardt, Markus; Baumgarte, Volker; May, Frank, Data processing method and device.
  12. Vorbach, Martin; Becker, Jürgen; Weinhardt, Markus; Baumgarte, Volker; May, Frank, Data processing method and device.
  13. Vorbach, Martin; Münch, Robert, Data processor having disabled cores.
  14. Tseitlin, Ariel D.; Kearns, Daniel; Hastings, Mark, Deployment.
  15. Burger,Julian; Tarditi, Jr.,David Read; Mitchell,Charles L.; Ayers,Andrew Edward; Grover,Vinod K., Description language for an extensible compiler and tools infrastructure.
  16. Vorbach, Martin, Device including a field having function cells and information providing cells controlled by the function cells.
  17. Zaremski, Miroslaw W.; Fahmy, Hesham E.; Green, John H., Enhanced display of properties for a program object.
  18. Click, Jr., Clifford N.; Vick, Christopher A.; Paleczny, Michael H., File portability techniques.
  19. Burger, Julian, Generating software development tools via target architecture specification.
  20. Greive, Volker; Nohl, Achim, Generation of instruction set from architecture description.
  21. Greive, Volker; Nohl, Achim, Generation of instruction set from architecture description.
  22. Vorbach, Martin; May, Frank, Hardware definition method including determining whether to implement a function as hardware or software.
  23. Vorbach, Martin; Münch, Robert, I/O and memory bus system for DFPS and units with two- or multi-dimensional programmable cell architectures.
  24. Vorbach, Martin; Münch, Robert, I/O and memory bus system for DFPS and units with two- or multi-dimensional programmable cell architectures.
  25. Spinner, Robert; Leippe, William Harold; McKenna, James; Fox, Timothy, Instrumentation ATS/TPS mitigation utilizing I/O data stream.
  26. Grover,Vinod K.; Sastry,Akella V. S., Intermediate representation for multiple exception handling models.
  27. Vasilik, Kenneth Eric; Bau, III, David; Chavez, Roderick A., Iterative software development environment with prioritized build rules.
  28. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens, Logic cell array and bus system.
  29. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens, Logic cell array and bus system.
  30. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens, Logic cell array and bus system.
  31. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens, Logical cell array and bus system.
  32. Sambhwani, Sharad; Heidari, Ghobad, Low I/O bandwidth method and system for implementing detection and identification of scrambling codes.
  33. Sambhwani, Sharad; Heidari, Ghobad, Low I/O bandwidth method and system for implementing detection and identification of scrambling codes.
  34. Huang,Bo; Li,Long (Paul); Dai,Jinquan (Jason); Harrison,Luddy (Williams), Memory access instruction vectorization.
  35. Kailas, Krishnan Kunjunny, Method and apparatus for a computing system using meta program representation.
  36. Kailas, Krishnan Kunjunny, Method and apparatus for fast synchronization and out-of-order execution of instructions in a meta-program based computing system.
  37. Vorbach, Martin; May, Frank; Nuckel, Armin, Method and device for processing data.
  38. Vorbach, Martin; May, Frank; Nuckel, Armin, Method and device for processing data.
  39. Vorbach, Martin; Münch, Robert, Method and system for alternating between programs for execution by cells of an integrated circuit.
  40. Master, Paul L., Method and system for creating and programming an adaptive computing engine.
  41. Scheuermann, W. James, Method and system for reconfigurable channel coding.
  42. Scheuermann, W. James, Method and system for reconfigurable channel coding.
  43. Scheuermann, W. James, Method and system for reconfigurable channel coding.
  44. Scheuermann, W. James, Method and system for reconfigurable channel coding.
  45. Sentovich, Ellen M.; Lavagno, Luciano, Method and system for split-compiling a hybrid language program.
  46. Sentovich,Ellen M.; Lavagno,Luciano, Method and system for split-compiling a hybrid language program.
  47. Vorbach, Martin, Method for debugging reconfigurable architectures.
  48. Vorbach, Martin, Method for debugging reconfigurable architectures.
  49. Vorbach, Martin; May, Frank; Nückel, Armin, Method for debugging reconfigurable architectures.
  50. Vorbach,Martin, Method for debugging reconfigurable architectures.
  51. Roth, Mark, Method for developing platform independent launchable applications.
  52. Borg,Jonathan; Saikalis,George; McCune,Donald James; Shao,Liang; Oho,Shigeru, Method for generating computer software for embedded systems.
  53. Vorbach, Martin; Nückel, Armin, Method for interleaving a program over a plurality of cells.
  54. Vorbach, Martin; Nückel, Armin; May, Frank; Weinhardt, Markus; Cardoso, Joao Manuel Paiva, Method for processing data.
  55. Vorbach, Martin; May, Frank; Nückel, Armin, Method for the translation of programs for reconfigurable architectures.
  56. May,Frank; N?ckel,Armin; Vorbach,Martin, Method for translating programs for reconfigurable architectures.
  57. Vorbach, Martin; Munch, Robert M., Method of self-synchronization of configurable elements of a programmable module.
  58. Vorbach, Martin; Münch, Robert M., Method of self-synchronization of configurable elements of a programmable module.
  59. Vorbach, Martin; Münch, Robert M., Method of self-synchronization of configurable elements of a programmable module.
  60. Bonsteel,Roger E.; Candee,Juliet C.; Czukkermann,John L.; Emmes,David B.; Greenspan,Steven J.; Knight, III,Joshua W.; Webb,Alan M., Method, system and program product for porting code utilizing a portable execution environment.
  61. Vorbach, Martin; Baumgarte, Volker, Methods and devices for treating and processing data.
  62. Vorbach, Martin; Baumgarte, Volker, Methods and devices for treating and processing data.
  63. Vorbach, Martin; Baumgarte, Volker, Methods and devices for treating and processing data.
  64. Vorbach,Martin; Baumgarte,Volker, Methods and devices for treating and processing data.
  65. Vorbach, Martin, Parallel task operation in processor and reconfigurable coprocessor configured based on information in link list including termination information for synchronization.
  66. Vorbach, Martin; Baumgarte, Volker; Ehlers, Gerd; May, Frank; Nückel, Armin, Pipeline configuration protocol and configuration unit communication.
  67. Vorbach, Martin; Baumgarte, Volker; Ehlers, Gerd; May, Frank; Nückel, Armin, Pipeline configuration protocol and configuration unit communication.
  68. Furtwangler, Nathan J. E.; Clark, Brendan Joseph; Furtwangler, Brandon C.; Parker, J. Jordan C., Platform abstraction of graphics.
  69. Tseitlin, Ariel D.; Kearns, Daniel; Kilgore, William B., Portable management.
  70. Vorbach, Martin; Münch, Robert, Process for automatic dynamic reloading of data flow processors (DFPs) and units with two- or three-dimensional programmable cell architectures (FPGAs, DPGAs, and the like).
  71. Popp, Ondrej, Processing of a compileable computer program.
  72. Vorbach, Martin, Processor arrangement on a chip including data processing, memory, and interface elements.
  73. Vorbach, Martin; Münch, Robert, Processor chip for reconfigurable data processing, for processing numeric and logic operations and including function and interconnection control units.
  74. Vorbach, Martin; Nückel, Armin, Processor chip including a plurality of cache elements connected to a plurality of processor cores.
  75. Master, Paul L., Profiling of software and circuit designs utilizing data operation analyses.
  76. Vorbach, Martin, Reconfigurable elements.
  77. Vorbach, Martin, Reconfigurable elements.
  78. Vorbach, Martin; Baumgarte, Volker, Reconfigurable general purpose processor having time restricted configurations.
  79. Vorbach,Martin; M?nch,Robert, Reconfigurable multidimensional array processor allowing runtime reconfiguration of selected individual array cells.
  80. Vorbach, Martin, Reconfigurable sequencer structure.
  81. Vorbach, Martin, Reconfigurable sequencer structure.
  82. Vorbach, Martin, Reconfigurable sequencer structure.
  83. Vorbach, Martin, Reconfigurable sequencer structure.
  84. Vorbach,Martin, Reconfigurable sequencer structure.
  85. Plesko, Mark Ronald; Tarditi, Jr., David Read, Representing type information in a compiler and programming tools framework.
  86. Vorbach, Martin; Bretz, Daniel, Router.
  87. Vorbach,Martin; Bretz,Daniel, Router.
  88. Vorbach, Martin; Münch, Robert, Runtime configurable arithmetic and logic cell.
  89. Grover, Vinod K.; Mitchell, Charles L.; Gillies, David Mitford; Roberts, Mark Leslie; Plesko, Mark Ronald; Tarditi, Jr., David Read; Edwards, Andrew James; Burger, Julian; Ayers, Andrew Edward; Sastry, Akella V. S., Software development infrastructure.
  90. Benedek, Laszlo C.; Fahmy, Hesham E.; Green, John H., Storing modification data for recreating modifications.
  91. Wei, Coach K., System and method for network-based computing.
  92. Bonsteel, Roger E.; Candee, Juliet C.; Czukkermann, John L.; Emmes, David B.; Greenspan, Steven J.; Knight, III, Joshua W.; Webb, Alan M., System and program product for porting code utilizing a portable execution environment.
  93. Katragadda, Ramana; Spoltore, Paul; Howard, Ric, Task definition for specifying resource requirements.
  94. Allison, John W., Treatment delivery optimization.
  95. Plesko, Mark Ronald; Tarditi, Jr., David Read, Type system for representing and checking consistency of heterogeneous program components during the process of compilation.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로