$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Direct vapor delivery of enabling chemical for enhanced HF etch process performance 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-021/302
  • C23F-001/02
출원번호 US-0535761 (2000-03-28)
발명자 / 주소
  • Fayfield Robert T.
  • Heitzinger John M.
출원인 / 주소
  • FSI International, Inc.
대리인 / 주소
    Vidas, Arrett & Steinkraus
인용정보 피인용 횟수 : 34  인용 특허 : 18

초록

Apparatus and method for direct delivery of enabling chemical gas from a liquid source and of HF gas in a hydrogen fluoride/enabling chemical based cleaning or etching process, such as a silicon dioxide film etching process. The liquid enabling chemical is temperature controlled to generate a vapor

대표청구항

[ What is claimed is:] [1.]1. An apparatus for gas phase etching or cleaning a substrate using an HF/enabling chemical treatment process, the apparatus comprising:a) a processing chamber isolatable from the atmosphere for receiving and treating the substrate;b) a gas supply system for providing an e

이 특허에 인용된 특허 (18)

  1. Ban Cozy (Itami JPX) Ohmori Toshiaki (Itami JPX) Fukumoto Takaaki (Itami JPX), Apparatus for treating the surface of a semiconductor substrate.
  2. Norman John A. T. (Whitehall PA) Ivankovits John C. (Northampton PA) Roberts David A. (Carlsbad CA) Bohling David A. (Emmaus PA), Cleaning agents comprising beta-diketone and beta-ketoimine ligands and a process for using the same.
  3. Bohling David A. (Emmaus PA) Ivankovits John C. (Allentown PA) Roberts David A. (Carlsbad CA), Cleaning agents for fabricating integrated circuits and a process for using the same.
  4. Grant Robert W. (Allenstown PA) Ruzyllo Jerzy (State College PA) Torek Kevin (State College PA), Controlled etching of oxides via gas phase reactions.
  5. Fayfield Robert T. ; Heitxinger John M., Direct vapor delivery of enabling chemical for enhanced HF etch process performance.
  6. Roberts David A. (Carlsbad CA) Ivankovits John C. (Northampton PA) Norman John A. T. (Whitehall PA) Bohling David A. (Emmaus PA), Etching agents comprising bb 상세보기
  • George Mark A. (Allentown PA) Bohling David A. (Emmaus PA), Gas phase cleaning agents for removing metal containing contaminants from integrated circuit assemblies and a process fo.
  • Blackwood Robert S. (Lubbock TX) Biggerstaff Rex L. (Lubbock TX) Clements L. Davis (Lincoln NE) Cleavelin C. Rinn (Lubbock TX), Gaseous process and apparatus for removing films from substrates.
  • Ivankovits John C. (Allentown PA) Bohling David A. (Emmaus PA) Roberts David A. (Carlsbad CA), Halogenated carboxylic acid cleaning agents for fabricating integrated circuits and a process for using the same.
  • Faith ; Jr. Thomas J. (Lawrenceville NJ), In-situ cleaned ohmic contacts.
  • Costantino Michael A. (San Marcos CA) Yorke William C. (Vista CA), Liquid deposition source gas delivery system.
  • Izumi Akira (Kyoto JPX) Toei Keiji (Kyoto JPX) Watanabe Nobuatsu (Kyoto JPX) Chong Yong-Bo (Kyoto JPX), Method for removing a film on a silicon layer surface.
  • Izumi Akira (Kyoto JPX) Matsuka Takeshi (Kyoto JPX), Method of removing native oxide film from a contact hole on silicon wafer.
  • Watanabe Nobuatsu (136 Uguisudail Nagaokakyo-shi ; Kyoto JPX) Chong Yong-Bo (Kyoto JPX) Tatsuno Toshio (Osaka JPX) Okada Tomoyoshi (Osaka JPX) Izumi Akira (Kyoto JPX) Toei Keiji (Kyoto JPX), Oxide film removing apparatus and removing method thereof using azeotropic vapor mixture.
  • Grant Robert W. (Excelsior MN) Torek Kevin (State College PA) Novak Richard E. (Plymouth MN) Ruzyllo Jerzy (State College PA), Process for etching oxide films in a sealed photochemical reactor.
  • Freeman Dean W. (San Diego CA), Semiconductor device with adjacent non-oxide layers and the fabrication thereof.
  • Sandhu Gurtej S. (Boise ID) Westmoreland Donald L. (Boise ID) Fazan Pierre (Boise ID), Semiconductor processing method of etching insulating inorganic metal oxide materials and method of cleaning metals from.
  • Partus Fred P. (Cobb County GA), Vapor delivery system and method of maintaining a constant level of liquid therein.
  • 이 특허를 인용한 특허 (34)

    1. Yeh, Chih Chieh; Chang, Chih-Sheng; Wann, Clement Hsingjen, Accumulation type FinFET, circuits and fabrication method thereof.
    2. Yeh, Chih Chieh; Chang, Chih-Sheng; Wann, Clement Hsingjen, Accumulation type FinFET, circuits and fabrication method thereof.
    3. Chung, Tao-Wen; Ke, Po-Yao; Chung, Shine; Hsueh, Fu-Lung, Electrical anti-fuse and related applications.
    4. Hsueh, Fu-Lung; Chung, Tao Wen; Ke, Po-Yao; Chung, Shine, Electrical fuse and related applications.
    5. Ko, Chih-Hsin; Wann, Clement Hsingjen, Fin structure for high mobility multiple-gate transistor.
    6. Yuan, Feng; Chen, Hung-Ming; Lee, Tsung-Lin; Chang, Chang-Yun; Wann, Clement Hsingjen, Fin structure of fin field effect transistor.
    7. Lin, Hung-Ta; Fu, Chu-Yun; Huang, Shin-Yeh; Yang, Shu-Tine; Chen, Hung-Ming, FinFET and method of fabricating the same.
    8. Hsu, Yu-Rung; Yu, Chen-Hua; Yeh, Chen-Nan, FinFETs and methods for forming the same.
    9. Lai, Li-Shyue; Kwok, Tsz-Mei; Yeh, Chih Chieh; Wann, Clement Hsingjen, Finfets and methods for forming the same.
    10. Chen, Hung-Ming; Yu, Shao-Ming; Chang, Chang-Yun, Integrated circuit including FINFETs and methods for forming the same.
    11. Chang, Chih-Hao; Xu, Jeff J.; Wang, Chien-Hsun; Yeh, Chih Chieh; Chang, Chih-Hsiang, Integrated circuit transistor structure with high germanium concentration SiGe stressor.
    12. Liaw, Jhon Jhy, Integrated circuits and methods for forming the same.
    13. Wu, Chii-Ming; Huang, Yu Lien; Tsai, Chun Hsiung, Mechanisms for forming ultra shallow junction.
    14. Wu, Chii-Ming; Huang, Yu Lien; Tsai, Chun Hsiung, Mechanisms for forming ultra shallow junction.
    15. Wu, Chii-Ming; Huang, Yu Lien; Tsai, Chun Hsiung, Mechanisms for forming ultra shallow junction.
    16. Wu, Chii-Ming; Huang, Yu-Lien; Tsai, Chun Hsiung, Mechanisms for forming ultra shallow junction.
    17. Chan, Wei Min; Liu, Jack; Chou, Shao-Yu, Memory power gating circuit for controlling internal voltage of a memory array, system and method for controlling the same.
    18. Lee, Tsung-Lin; Chang, Chih-Hao; Ko, Chih-Hsin; Yuan, Feng; Xu, Jeff J., Method for fabricating a strained structure.
    19. Lee, Tsung-Lin; Chang, Chih-Hao; Ko, Chih-Hsin; Yuan, Feng; Xu, Jeff J., Method for fabricating a strained structure.
    20. Lee, Tsung-Lin; Chang, Chih-Hao; Ko, Chih-Hsin; Yuan, Feng; Xu, Jeff J., Method for fabricating a strained structure and structure formed.
    21. Chang, Chih-Hao; Xu, Jeff J.; Wang, Chien-Hsun; Yeh, Chih Chieh; Chang, Chih-Hsiang, Method for forming high germanium concentration SiGe stressor.
    22. Lin, Shun Wu; Lim, Peng-Soon; Yeh, Matt; Hui, Ouyang, Method of controlling gate thickness in forming FinFET devices.
    23. Cantell, Marc W.; Chopdekar, Rajesh; Geiss, Peter J., Method of fabricating a bipolar transistor having a realigned emitter.
    24. Shim,Joon Bum, Methods and apparatus for cleaning semiconductor devices.
    25. Shi, Hongqin; Schaadt, Gregory P., Methods and apparatus of etch process control in fabrications of microstructures.
    26. Tsai, Chun Hsiung; Huang, Yu-Lien; Yu, De-Wei, Methods for doping Fin field-effect transistors and Fin field-effect transistor.
    27. Tsai, Chun Hsiung; Huang, Yu-Lien; Yu, De-Wei, Methods for doping fin field-effect transistors.
    28. Tsai, Chun Hsiung; Huang, Yu-Lien; Yu, De-Wei, Methods for doping fin field-effect transistors.
    29. Yao, Liang-Gi; Chen, Chia-Cheng; Wann, Clement Hsingjen, Methods of forming gate dielectric material.
    30. Yao, Liang-Gi; Chen, Chia-Cheng; Wann, Clement Hsingjen, Methods of forming gate dielectric material.
    31. Yu, De-Wei; Tsai, Chun Hsiung; Huang, Yu-Lien; Chan, Chien-Tai; Huang, Wen-Sheh, Methods of forming integrated circuits.
    32. Doan,Jonathan; Patel,Satyadev, Microelectromechanical structure and a method for making the same.
    33. Huang, Yu-Lien; Chung, Han-Pin; Wang, Shiang-Bau, STI structure and method of forming bottom void in same.
    34. Tseng, Chih-Hung; Lin, Da-Wen; Chan, Chien-Tai; Lin, Chia-Pin; Weng, Li-Wen; Chang, An-Shen; Wu, Chung-Cheng, Transistor having notched fin structure and method of making the same.
    섹션별 컨텐츠 바로가기

    AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

    AI-Helper 아이콘
    AI-Helper
    안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
    ※ AI-Helper는 부적절한 답변을 할 수 있습니다.

    선택된 텍스트

    맨위로