$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Placement of conductive stripes in electronic circuits to satisfy metal density requirements 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G06F-017/50
출원번호 US-0334171 (1999-06-15)
발명자 / 주소
  • Phan Nghia Van
  • Rohn Michael James
출원인 / 주소
  • International Business Machines Corporation
대리인 / 주소
    Ojanen
인용정보 피인용 횟수 : 64  인용 특허 : 12

초록

An electronic circuit and a method of designing the electronic circuit having conductive fill stripes which are electrically attached to the power distribution or to the signal routing of the circuit. Preferably, the conductive fill stripes are electrically attached to the power distribution and are

대표청구항

[ What is claimed is:] [1.]1. An electronic circuit, comprising:(a) a plurality of integrated circuits on a wafer;(b) a plurality of metal conductive layers electrically connected to said integrated circuits, each of said layers having a distribution network of power and signal conductors with empty

이 특허에 인용된 특허 (12)

  1. Jain Manoj K. (Plano TX), Damascene conductors with embedded pillars.
  2. Giraud Andre,FRX ; Fremaux Jacques,FRX, Electrical circuits with very high conductivity and high fineness, processes for fabricating them, and devices comprisi.
  3. Carey David H. (Austin TX), Electrical interconnect device with interwoven power and ground lines and capacitive vias.
  4. Adrian Ng Choon Seng (Singapore SGX), Formation of a metal via structure from a composite metal layer.
  5. Kresge John S. (Binghamton NY) Light David N. (Friendsville PA) Wu Tien Y. (Endwell NY), Laminated electronic package including a power/ground assembly.
  6. Hartranft Marc ; Zicolello Pat, Method and apparatus for preventing cracks in semiconductor die.
  7. Corbin Antoine,FRX ; Demoncy Philippe,FRX ; Foulu Jacques,FRX ; Sudraud Pierre,FRX, Method for depositing metal fine lines on a substrate.
  8. Kang Sung K. (Chappaqua NY) Purushothaman Sampath (Yorktown Heights NY) Ritsko John J. (Mount Kisco NY) Shaw Jane M. (Ridgefield CT) Shinde Subhash L. (Croton-on-Hudson NY), Method for producing metal powder with a uniform distribution of dispersants, method of uses thereof and structures fabr.
  9. Chaloux ; Jr. Paul N. (Wappingers Falls NY) Houghton Thomas F. (Beacon NY) West Richard K. (Poughkeepsie NY), Method for simultaneously forming an interconnection level and via studs.
  10. Lee Chung-Kuang,TWX ; Shieh Pi-Chen,TWX ; Tseng Pin-Nan,TWX, Profile improvement of a metal interconnect structure on a tungsten plug.
  11. Brown Sammy K. ; Avery George E. ; Wiggin Andrew K., System and method for routing connections of integrated circuits.
  12. Lee Daniel Hao-Tien,TWX, Testchip design for process analysis in sub-micron DRAM fabrication.

이 특허를 인용한 특허 (64)

  1. Shimada,Junichi; Kimura,Fumihiro; Ito,Mitsumi; Mukai,Kiyohito, Area ratio/occupancy ratio verification method and pattern generation method.
  2. Phan Vogel, Dieu Q., Automated method and apparatus for very early validation of chip power distribution networks in semiconductor chip designs.
  3. Nagata,Shunya; Tooyama,Akiko, Automatic wiring method for semiconductor integrated circuit, program for the same, and semiconductor integrated circuit.
  4. Cocchi, Ronald P.; Baukus, James P.; Wang, Bryan J.; Chow, Lap Wai; Ouyang, Paul, Building block for a secure CMOS logic cell library.
  5. Chow, Lap Wai; Baukus, James P.; Wang, Bryan J.; Cocchi, Ronald P., Camouflaging a standard cell based integrated circuit.
  6. Mu-Jing Li ; Ward Vercruysse ; Pankaj Dixit ; Timothy Horel, Computer aided design flow to locate grounded fill in a large scale integrated circuit.
  7. Xiao, You-Cheng; Chen, Yen-Huei; Chen, Jung-Hsuan; Chou, Shao-Yu; Tien, Li-Chun; Liao, Hung-Jen, Distributed metal routing.
  8. Xiao, You-Cheng; Chen, Yen-Huei; Chen, Jung-Hsuan; Chou, Shao-Yu; Tien, Li-Chun; Liao, Hung-Jen, Distributed metal routing.
  9. Kashiwakura, Kazuhiro, Feed line structure, circuit board using same, and EMI noise reduction method.
  10. Prasad, Mangal; Tiner, Marshall D.; Tran, Hung H.; Yuan, Xiaobin, Fine delay structure with programmable delay ranges.
  11. Kozhaya,Joseph N.; Ryan,Patrick M., I/O circuit power routing system and method.
  12. Zia, Omar; Cave, Nigel; Kolagunta, Venkat; Tian, Ruiqi; Travis, Edward O., Integrated assist features for epitaxial growth bulk tiles with compensation.
  13. Kusumoto, Keiichi, Integrated circuit device and method for forming the same.
  14. Kusumoto, Keiichi, Integrated circuit device and method for forming the same.
  15. Kusumoto,Keiichi, Integrated circuit device and method for forming the same.
  16. Kusumoto,Keiichi, Integrated circuit device and method for forming the same.
  17. Aggarwal, Lily; Barnhart, Linda Ann, Integrated circuit power and ground routing.
  18. Rizzo, Olivier; Melzner, Hanno; Herry, Jacques, Method and apparatus for automatic routing yield optimization.
  19. Khalil, James M., Method and apparatus for automating electrical engineering calculations.
  20. Chow, Lap Wai; Baukus, James P.; Wang, Bryan J.; Cocchi, Ronald P., Method and apparatus for camouflaging a standard cell based integrated circuit.
  21. Chow, Lap Wai; Baukus, James P.; Wang, Bryan J.; Cocchi, Ronald P., Method and apparatus for camouflaging a standard cell based integrated circuit.
  22. Cocchi, Ronald P.; Chow, Lap Wai; Baukus, James P.; Wang, Bryan J., Method and apparatus for camouflaging a standard cell based integrated circuit with micro circuits and post processing.
  23. Wang, Bryan Jason; Chow, Lap Wai; Baukus, James Peter; Cocchi, Ronald Paul, Method and apparatus for camouflaging a standard cell based integrated circuit with micro circuits and post processing.
  24. Wang, Bryan Jason; Chow, Lap Wai; Baukus, James Peter; Cocchi, Ronald Paul, Method and apparatus for camouflaging a standard cell based integrated circuit with micro circuits and post processing.
  25. Ramakrishnan, Sivakumar; Padmanabhan, Narasimha Murthy, Method and apparatus for deep sub-micron design of integrated circuits.
  26. Ouali, Mohammed; Abt, Jason; Keyes, Edward; Zavadsky, Vyacheslav, Method and apparatus for removing dummy features from a data structure.
  27. Ouali, Mohammed; Abt, Jason; Keyes, Edward; Zavadsky, Vyacheslav, Method and apparatus for removing dummy features from a data structure.
  28. Ouali, Mohammed; Abt, Jason; Keyes, Edward; Zavadsky, Vyacheslav, Method and apparatus for removing dummy features from a data structure.
  29. Itagaki, Daishin, Method and system for designing semiconductor integrated circuit providing dummy pattern in divided layout region.
  30. McClellan,James F.; Drennan,Patrick G.; Garrity,Douglas A.; LoCascio,David R.; McGowan,Michael J., Method of tiling analog circuits.
  31. Bothra, Subhas, Method to implement metal fill during integrated circuit design and layout.
  32. Ohba,Hisayoshi; Watanabe,Jun, Method, program, and apparatus for designing a semiconductor device.
  33. Vuong,Thanh; Kao,William H.; Noice,David C., Method, system, and article of manufacture for implementing metal-fill on an integrated circuit.
  34. Vuong, Thanh; Kao, William H.; Noice, David C., Method, system, and article of manufacture for implementing metal-fill with power or ground connection.
  35. Vuong,Thanh; Kao,William H.; Noice,David C., Method, system, and article of manufacture for implementing metal-fill with power or ground connection.
  36. Dong, Xiaopeng; Seo, Inhwan; Kao, William; Noice, David C.; Nunn, Gary, Method, system, and article of manufacture for reducing via failures in an integrated circuit design.
  37. Hsu,Hengfu, Methods and apparatus for defining Manhattan power grid structures beneficial to diagonal signal wiring.
  38. Hsu,Hengfu, Methods and apparatus for defining Manhattan power grid structures beneficial to diagonal signal wiring.
  39. Hsu, Hengfu, Methods and apparatus for defining Manhattan power grid structures having a reduced number of vias.
  40. Hsu, Hengfu, Methods and apparatus for defining manhattan power grid structures having a reduced number of vias.
  41. Hsu,Hengfu, Methods and apparatus for defining manhattan power grid structures having a reduced number of vias.
  42. Hsu,Hengfu; Teig,Steven; Fujimura,Akira, Methods and apparatus for defining power grid structures having diagonal stripes.
  43. Fotakis,Dimitris K.; Jukl,Milan F., Methods for tiling integrated circuit designs.
  44. Cocchi, Ronald P.; Chow, Lap Wai; Baukus, James P.; Wang, Bryan J., Physically unclonable camouflage structure and methods for fabricating same.
  45. Vuong, Thanh; Kao, William H.; Noice, David C., Place and route tool that incorporates a metal-fill mechanism.
  46. Vuong,Thanh; Kao,William H.; Noice,David C., Place and route tool that incorporates a metal-fill mechanism.
  47. Tomsio, Nayon; Schmidt, Steven A.; Whitney, Linda S., Power grid and bump pattern with reduced inductance and resistance.
  48. Sigal, Leon J.; Warnock, James D., Power grid generation through modification of an initial power grid based on power grid analysis.
  49. Campbell,John; Stevens,Kim R.; DiGregorio,Luigi, Power grid layout techniques on integrated circuits.
  50. Drake, Alan J.; Owczarczyk, Pawel; Tiner, Marshall D.; Yuan, Xiaobin, Programmable delay circuit.
  51. Drake, Alan J.; Owczarczyk, Pawel; Tiner, Marshall D.; Yuan, Xiaobin, Programmable delay circuit.
  52. Peterson, Melvin, Reconfigurable multilayer printed circuit board.
  53. Baviskar, Dinesh; Chen, Wen-Hao; Yuan, Chung-Sheng; Peng, Mark Shane; Lee, Yun-Han, Reducing voltage drops in power networks using unused spaces in integrated circuits.
  54. Leung,Hardy Kwok Shing, Redundantly tied metal fill for IR-drop and layout density optimization.
  55. Ato, Hirokazu; Matsuki, Kazuhiko, Semiconductor device.
  56. Chen, Chun-Liang, Semiconductor device allowing metal layer routing formed directly under metal pad.
  57. Chen, Chun-Liang, Semiconductor device allowing metal layer routing formed directly under metal pad.
  58. Chen, Chun-Liang; Chang, Tien-Chang; Lin, Chien-Chih, Semiconductor device allowing metal layer routing formed directly under metal pad.
  59. Chen, Chun-Liang; Chang, Tien-Chang; Lin, Chien-Chih, Semiconductor device allowing metal layer routing formed directly under metal pad.
  60. Chen, Chun-Liang; Chang, Tien-Chang; Lin, Chien-Chih, Semiconductor device allowing metal layer routing formed directly under metal pad.
  61. Chang, Sheng-Ming; Jao, Che-Yuan; Li, Ching-Chih, Semiconductor device and fabricating method thereof.
  62. Shinomiya, Noriko; Mukai, Kiyohito, Semiconductor integrated circuit apparatus with low wiring resistance.
  63. Banno, Akihiro; Ooshige, Shinichirou; Shintani, Masaru; Matsui, Masaru, Semiconductor integrated circuit having macro cells and designing method of the same.
  64. Lin, Chin-Lung, Unlanded process in semiconductor manufacture.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로