$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Apparatus and method for topography dependent signaling 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G06F-013/00
출원번호 US-0420949 (1999-10-19)
발명자 / 주소
  • Horowitz Mark A.
  • Barth Richard M.
  • Hampel Craig E.
  • Moncayo Alfredo
  • Donnelly Kevin S.
  • Zerbe Jared L.
출원인 / 주소
  • Rambus Inc.
인용정보 피인용 횟수 : 229  인용 특허 : 36

초록

Bus communications are optimized by adjusting signal characteristics in accordance with one or more topography dependent parameters. In a bus transmitter, a transmit signal characteristic is adjusted in accordance with a topography dependent parameter. A port in the bus transmitter receives the topo

대표청구항

[ What is claimed is:] [26.]26. A system with adjustable signal characteristics, comprising:a bus;a controller coupled to the bus for determining a topography dependent parameter associated with a particular transmitter and for transmitting the topography dependent parameter to the particular transm

이 특허에 인용된 특허 (36)

  1. Keeth Brent, Adjustable output driver circuit.
  2. Keeth Brent, Adjustable output driver circuit having parallel pull-up and pull-down elements.
  3. Jeddeloh Joseph M., Apparatus for providing additional latency for synchronously accessed memory.
  4. Donnelly Kevin S. ; Tran Chanh ; Ching Michael ; Garlepp Bruno, Bus driver circuit including a slew rate indicator circuit having a one shot circuit.
  5. Keeth Brent, Clock vernier adjustment.
  6. Watanabe Naoya,JPX ; Morooka Yoshikazu,JPX ; Yoshimura Tsutomu,JPX ; Nakase Yasunobu,JPX, Clock-synchronous type semiconductor memory device capable of outputting read clock signal at correct timing.
  7. Chapman Douglas J. (Lake Oswego OR) Currin Jeffrey D. (Pleasanton CA), Compensated delay locked loop timing vernier.
  8. Manning Troy A., Delay-locked loop with binary-coupled capacitor.
  9. Seyyedy Mirmajid, Fuse option for multiple logic families on the same die.
  10. Keeth Brent, High speed input buffer.
  11. Keeth Brent, High speed input buffer.
  12. Marbot Roland (Versailles FRX) Le Bihan Jean-Claude (Montrouge FRX) Cofler Andrew (Paris FRX) Nezamzadeh-Moosavi Reza (Bois d\Arcy FRX), Impedance adaptation process and device for a transmitter and/or receiver, integrated circuit and transmission system.
  13. Keeth Brent ; Baker Russel J., Low skew differential receiver with disable feature.
  14. Keeth Brent, Low-skew differential signal converter.
  15. Martin Chris G. ; Manning Troy A., Memory device with dual timing and signal latching control.
  16. Manning Troy A., Memory device with staggered data paths.
  17. Baker Russel Jacob ; Manning Troy A., Method and apparatus for adaptively adjusting the timing of a clock signal used to latch digital signals, and memory device using same.
  18. Keeth Brent, Method and apparatus for adaptively adjusting the timing offset between a clock signal and digital signals transmitted coincident with that clock signal, and memory device and system using same.
  19. Manning Troy A., Method and apparatus for compressed data testing of more than one memory array.
  20. Manning Troy A., Method and apparatus for coupling signals between two circuits operating in different clock domains.
  21. Manning Troy A., Method and apparatus for generating an internal clock signal that is synchronized to an external clock signal.
  22. Manning Troy A., Method and apparatus for generating multi-phase clock signals, and circuitry, memory devices, and computer systems using same.
  23. Siek David D. ; Somasekharan Rajesh, Method and apparatus for hiding data path equilibration time.
  24. Keeth Brent ; Manning Troy A. ; Martin Chris G. ; Pierce Kim M. ; Fister Wallace E. ; Ryan Kevin J. ; Lee Terry R. ; Pearson Mike ; Voshell Thomas W., Method and apparatus for memory array compressed data testing.
  25. Ruff Klaus, Method and apparatus for topology dependent slew rate control.
  26. Manning Troy A., Method and apparatus for transferring test data from a memory array.
  27. Manning Troy A., Method and system for storing and processing multiple memory addresses.
  28. Cowles Timothy B. ; Wright Jeffrey P., Method for writing to multiple banks of a memory device.
  29. Keeth Brent ; Manning Troy A., Multi-bank memory input/output line selection.
  30. James David V. ; Stone Glen D., Multicasting system for selecting a group of memory devices for operation.
  31. Osaka Hideki,JPX ; Umemura Masaya ; Yamagiwa Akira,JPX ; Takekuma Toshitsugu,JPX, Source-clock-synchronized memory system and memory unit.
  32. Harrison Ronnie M. ; Keeth Brent, Synchronous clock generator including a compound delay-locked loop.
  33. Harrison Ronnie M., Synchronous clock generator including a false lock detector.
  34. Harrison Ronnie M. ; Keeth Brent, Synchronous clock generator including delay-locked loop.
  35. Lau Benedict C. ; Wei Jason ; Ho Tsyr-Chyang ; Patel Samir A. ; Chan Yiu-Fai, System for adjusting slew rate on an output of a drive circuit by enabling a plurality of pre-drivers and a plurality of output drivers.
  36. Manning Troy A., Two step memory device command buffer apparatus and method and memory devices and computer systems using same.

이 특허를 인용한 특허 (229)

  1. Ching, Michael; Woo, Steven, Adaptive-allocation of I/O bandwidth using a configurable interconnect topology.
  2. Ching,Michael; Woo,Steven, Adaptive-allocation of I/O bandwidth using a configurable interconnect topology.
  3. Berge, Layne A.; Fox, Benjamin A.; Martin, Wesley D.; Zettles, George R., Adjusting an optimization parameter to customize a signal eye for a target chip on a shared bus.
  4. Berge, Layne A.; Fox, Benjamin A.; Martin, Wesley D.; Zettles, IV, George R., Adjusting an optimization parameter to customize a signal eye for a target chip on a shared bus.
  5. Berge, Layne A.; Fox, Benjamin A.; Martin, Wesley D.; Zettles, IV, George R., Adjusting an optimization parameter to customize a signal eye for a target chip on a shared bus.
  6. Berge, Layne A.; Fox, Benjamin A.; Martin, Wesley D.; Zettles, IV, George R., Adjusting an optimization parameter to customize a signal eye for a target chip on a shared bus.
  7. Pitkethly, Scott; Masleid, Robert Paul, Advanced repeater utilizing signal distribution delay.
  8. Pitkethly,Scott; Masleid,Robert Paul, Advanced repeater utilizing signal distribution delay.
  9. Pitkethly, Scott, Advanced repeater with duty cycle adjustment.
  10. Pitkethly, Scott, Advanced repeater with duty cycle adjustment.
  11. Pitkethly, Scott, Advanced repeater with duty cycle adjustment.
  12. Pitkethly,Scott, Advanced repeater with duty cycle adjustment.
  13. Forsell, Peter, Anal incontinence disease treatment with controlled wireless energy supply.
  14. Horowitz, Mark A.; Barth, Richard M.; Hampel, Craig E.; Moncayo, Alfredo; Donnelly, Kevin S.; Zerbe, Jared L., Apparatus and method for topography dependent signaling.
  15. Horowitz, Mark A.; Barth, Richard M.; Hampel, Craig E.; Moncayo, Alfredo; Donnelly, Kevin S.; Zerbe, Jared L., Apparatus and method for topography dependent signaling.
  16. Horowitz,Mark A.; Barth,Richard M.; Hampel,Craig E.; Moncayo,Alfredo; Donnelly,Kevin S.; Zerbe,Jared L., Apparatus and method for topography dependent signaling.
  17. Forsell, Peter, Apparatus, system and operation method for the treatment of female sexual dysfunction.
  18. Forsell, Peter, Artificial valve.
  19. Talbot, Gerald R.; Polzin, R. Stephen, Asymmetric control of high-speed bidirectional signaling.
  20. Perego, Richard; Ware, Fred; Tsern, Ely, Buffered memory having a control bus and dedicated data lines.
  21. Zerbe, Jared LeVan; Donnelly, Kevin S.; Sidiropoulos, Stefanos; Stark, Donald C.; Horowitz, Mark A.; Yu, Leung; Vu, Roxanne; Kim, Jun; Garlepp, Bruno W.; Ho, Tsyr-Chyang; Lau, Benedict Chung-Kwong, Bus system optimization.
  22. Zerbe, Jared LeVan; Donnelly, Kevin S.; Sidiropoulos, Stefanos; Stark, Donald C.; Horowitz, Mark A.; Yu, Leung; Vu, Roxanne; Kim, Jun; Garlepp, Bruno W.; Ho, Tsyr Chyang; Lau, Benedict Chung Kwong, Calibrated data communication system and method.
  23. Zerbe,Jared LeVan; Donnelly,Kevin S.; Sidiropoulos,Stefanos; Stark,Donald C.; Horowitz,Mark A.; Yu,Leung; Vu,Roxanne; Kim,Jun; Garlepp,Bruno W.; Ho,Tsyr Chyang; Lau,Benedict Chung Kwong, Calibrated data communication system and method.
  24. Horowitz, Mark A.; Hampel, Craig E.; Moncayo, Alfredo; Donnelly, Kevin S.; Zerbe, Jared L., Chip having port to receive value that represents adjustment to output driver parameter.
  25. Horowitz, Mark A.; Hampel, Craig E.; Moncayo, Alfredo; Donnelly, Kevin S.; Zerbe, Jared L., Chip having port to receive value that represents adjustment to transmission parameter.
  26. Horowitz, Mark A.; Hampel, Craig E.; Moncayo, Alfredo; Donnelly, Kevin S.; Zerbe, Jared L., Chip having register to store value that represents adjustment to output drive strength.
  27. Horowitz, Mark A.; Barth, Richard M.; Hampel, Craig E.; Moncayo, Alfredo; Donnelly, Kevin S.; Zerbe, Jared L., Chip having register to store value that represents adjustment to reference voltage.
  28. Horowitz, Mark A.; Hampel, Craig E.; Moncayo, Alfredo; Donnelly, Kevin S.; Zerbe, Jared L., Chip having register to store value that represents adjustment to reference voltage.
  29. Horowitz, Mark A.; Hampel, Craig E.; Moncayo, Alfredo; Donnelly, Kevin S.; Zerbe, Jared L., Chip having register to store value that represents adjustment to reference voltage.
  30. Horowitz, Mark A.; Hampel, Craig E.; Moncayo, Alfredo; Donnelly, Kevin S.; Zerbe, Jared L., Chip storing a value that represents adjustment to output drive strength.
  31. Masleid, Robert Paul; Dholabhai, Vatsal, Circuit with enhanced mode and normal mode.
  32. Masleid, Robert Paul; Kowalczyk, Andre, Circuits and methods for detecting and assisting wire transitions.
  33. Masleid,Robert Paul; Kowalczyk,Andre, Circuits and methods for detecting and assisting wire transitions.
  34. Oh,Kyung Suk; Lambrecht,Frank; Nguyen,David, Circuits, systems and methods for dynamic reference voltage calibration.
  35. Masleid, Robert, Circuits, systems and methods relating to a dynamic dual domino ring oscillator.
  36. Masleid,Robert P., Circuits, systems and methods relating to dynamic ring oscillators.
  37. Ware, Frederick A.; Tsern, Ely K.; Perego, Richard E.; Hampel, Craig E., Clocked memory system with termination component.
  38. Masleid, Robert Paul, Column select multiplexer circuit for a domino random access memory array.
  39. Ware, Frederick A.; Perego, Richard E.; Hampel, Craig E., Communication channel calibration for drift conditions.
  40. Ware, Frederick A.; Perego, Richard E.; Hampel, Craig E., Communication channel calibration for drift conditions.
  41. Ware, Frederick A.; Perego, Richard E.; Hampel, Craig E., Communication channel calibration for drift conditions.
  42. Ware, Frederick A.; Perego, Richard E.; Hampel, Craig E., Communication channel calibration for drift conditions.
  43. Ware, Frederick A.; Perego, Richard E.; Hampel, Craig E., Communication channel calibration for drift conditions.
  44. Ware, Frederick A.; Perego, Richard E; Hampel, Craig E., Communication channel calibration for drift conditions.
  45. Ware,Frederick A.; Perego,Richard E.; Hampel,Craig E., Communication channel calibration for drift conditions.
  46. Ware,Frederick A.; Perego,Richard E; Hampel,Craig E, Communication channel calibration for drift conditions.
  47. Kim, Jun; Richardson, Wayne S.; Chiu, Glenn, Communication channel calibration using feedback.
  48. Kim, Jun; Richardson, Wayne S.; Chiu, Glenn, Communication channel calibration using feedback.
  49. Kim, Jun; Richardson, Wayne S.; Chiu, Glenn, Communication channel calibration using feedback.
  50. Kim, Jun; Richardson, Wayne S.; Chiu, Glenn, Communication channel calibration using feedback.
  51. Yeung, Philip; Perego, Richard E; Best, Scott C, Communication channel calibration with nonvolatile parameter store for recovery.
  52. Yeung, Philip; Perego, Richard E; Best, Scott C, Communication channel calibration with nonvolatile parameter store for recovery.
  53. Dally,William J; Poulton,John W, Communication system with low power, DC-balanced serial link.
  54. Masleid, Robert Paul, Configurable delay chain with stacked inverter delay elements.
  55. Masleid,Robert Paul, Configurable delay chain with stacked inverter delay elements.
  56. Masleid, Robert Paul, Configurable delay chain with switching control for tail delay elements.
  57. Masleid, Robert Paul, Configurable tapered delay chain with multiple sizes of delay elements.
  58. Lange, Stephan; Lang, Klaus-Peter; Eschenroeder, Klaus; Wagner, Frank; Fitzer, Joachim, Configuration change without disruption of incomplete processes.
  59. Forsell, Peter, Controlled urinary incontinence treatment.
  60. Masleid, Robert P.; Pitkethly, Scott, Cross point switch.
  61. Masleid, Robert P.; Pitkethly, Scott, Cross point switch.
  62. Masleid, Robert P.; Pitkethly, Scott, Cross point switch.
  63. Zerbe, Jared L., Crosstalk minimization in serial link systems.
  64. Wu, Miaochen; Dellacroce, Brian L., Data interface with delay locked loop for high speed digital to analog converters and analog to digital converters.
  65. Choi, Jung-Hwan, Delay lock loop circuit.
  66. Forsell, Peter, Device for treating obesity.
  67. Best, Scott C.; Abhyankar, Abhijit M.; Chang, Kun Yung; Lambrecht, Frank, Drift tracking feedback for communication channels.
  68. Best, Scott C.; Abhyankar, Abhijit M.; Chang, Kun-Yung; Lambrecht, Frank, Drift tracking feedback for communication channels.
  69. Best, Scott C.; Abhyankar, Abhijit M.; Chang, Kun-Yung; Lambrecht, Frank, Drift tracking feedback for communication channels.
  70. Best, Scott C.; Abhyankar, Abhijit Mukun; Chang, Kun Yung; Lambrecht, Frank, Drift tracking feedback for communication channels.
  71. Best, Scott C; Abhyankar, Abhijit M; Chang, Kun-Yung; Lambrecht, Frank, Drift tracking feedback for communication channels.
  72. Best,Scott C.; Abhyankar,Abhijit M.; Chang,Kun Yung; Lambrecht,Frank, Drift tracking feedback for communication channels.
  73. Johnson,James B.; Lin,Feng D., Duty cycle distortion compensation for the data output of a memory device.
  74. Masleid, Robert P, Dynamic ring oscillators.
  75. Horowitz, Mark A.; Hampel, Craig E.; Moncayo, Alfredo; Donnelly, Kevin S.; Zerbe, Jared L., Flash controller to provide a value that represents a parameter to a flash memory.
  76. Horowitz, Mark A.; Hampel, Craig E.; Moncayo, Alfredo; Donnelly, Kevin S.; Zerbe, Jared L., Flash controller to provide a value that represents a parameter to a flash memory.
  77. Zerbe, Jared LeVan; Donnelly, Kevin S.; Sidiropoulos, Stefanos; Stark, Donald C.; Horowitz, Mark A.; Yu, Leung; Vu, Roxanne; Kim, Jun; Garlepp, Bruno W.; Ho, Tsyr-Chyang; Lau, Benedict Chung-Kwong, Flash memory controller with calibrated data communication.
  78. Sattler, Juergen; Gaffga, Joachim; Wolf, Werner; Viehmann, Robert; Markert, Frank, Formular update.
  79. Tell, Stephen G., Generating interface adjustment signals in a device-to-device interconnection system.
  80. Tell, Stephen G., Generating interface adjustment signals in a device-to-device interconnection system.
  81. Tell, Stephen G., Generating interface adjustment signals in a device-to-device interconnection system.
  82. Tell, Stephen G., Generating interface adjustment signals in a device-to-device interconnection system.
  83. Forsell, Peter, Heart help device, system, and method.
  84. Forsell, Peter, Heart help device, system, and method.
  85. Forsell, Peter, Heart help device, system, and method.
  86. Roberts, David A., Hybrid memory module bridge network and buffers.
  87. Best, Scott C, Hybrid wired and wireless chip-to-chip communications.
  88. Forsell, Peter, Implantable drainage device.
  89. Forsell, Peter Mats, Implantable drainage device.
  90. Talbot,Gerald R., Input offset correction for asymmetric control of high-speed bidirectional signaling.
  91. Horowitz, Mark A.; Barth, Richard M.; Hampel, Craig E.; Moncayo, Alfredo; Donnelly, Kevin S.; Zerbe, Jared L., Integrated circuit device and signaling method with phase control based on information in external memory device.
  92. Horowitz, Mark A.; Barth, Richard M.; Hampel, Craig E.; Moncayo, Alfredo; Donnelly, Kevin S.; Zerbe, Jared L., Integrated circuit device and signaling method with topographic dependent equalization coefficient.
  93. Horowitz,Mark A.; Barth,Richard M.; Hampel,Craig E.; Moncayo,Alfredo; Donnelly,Kevin S.; Zerbe,Jared L., Integrated circuit device that stores a value representative of a drive strength setting.
  94. Horowitz, Mark A.; Barth, Richard M.; Hampel, Craig E.; Moncayo, Alfredo; Donnelly, Kevin S.; Zerbe, Jared L., Integrated circuit memory device and signaling method for adjusting drive strength based on topography of integrated circuit devices.
  95. Zerbe, Jared LeVan; Donnelly, Kevin S.; Sidiropoulos, Stefanos; Stark, Donald C.; Horowitz, Mark A.; Yu, Leung; Vu, Roxanne; Kim, Jun; Garlepp, Bruno W.; Ho, Tsyr-Chyang; Lau, Benedict Chung-Kwong, Integrated circuit with timing adjustment mechanism and method.
  96. Horowitz,Mark A.; Barth,Richard M.; Hampel,Craig E.; Moncayo,Alfredo; Donnelly,Kevin S.; Zerbe,Jared L., Integrated circuit with transmit phase adjustment.
  97. Wright, David G., Intelligent power supervisor.
  98. Wright, David G., Intelligent power supervisor.
  99. Wright, David G, Intelligent voltage regulator.
  100. Wright, David G., Intelligent voltage regulator.
  101. Wright, David G., Intelligent voltage regulator.
  102. Wright, David G., Intelligent voltage regulator.
  103. Masleid, Robert P, Inverting zipper repeater circuit.
  104. Masleid, Robert P., Inverting zipper repeater circuit.
  105. Masleid, Robert Paul, Inverting zipper repeater circuit.
  106. Masleid, Robert, Leakage efficient anti-glitch filter.
  107. Masleid,Robert Paul, Leakage efficient anti-glitch filter with variable delay stages.
  108. Kizer, Jade M, Locked loop circuit with clock hold function.
  109. Kizer, Jade M, Locked loop circuit with clock hold function.
  110. Kizer, Jade M., Locked loop circuit with clock hold function.
  111. Kizer, Jade M., Locked loop circuit with clock hold function.
  112. Kizer, Jade M.; Lau, Benedict C., Locked loop with dual rail regulation.
  113. Dally,William J; Poulton,John W, Low power, DC-balanced serial link.
  114. Dally,William J.; Poulton,John W., Low power, DC-balanced serial link transmitter.
  115. Dally,William J; Poulton,John W, Low power, DC-balanced serial link transmitter.
  116. Forsell, Peter, Male impotence prosthesis apparatus with wireless energy supply.
  117. Forsell, Peter, Mechanical anal incontinence.
  118. Forsell, Peter, Mechanical impotence treatment apparatus.
  119. Ware, Frederick A., Memory component having a write-timing calibration mode.
  120. Ware, Frederick A.; Tsern, Ely K.; Perego, Richard E.; Hampel, Craig E., Memory component that samples command/address signals in response to both edges of a clock signal.
  121. Ware,Frederick A., Memory component with multiple delayed timing signals.
  122. Ware, Frederick A.; Tsern, Ely K.; Perego, Richard E.; Hampel, Craig E., Memory component with terminated and unterminated signaling inputs.
  123. Ware, Frederick A.; Tsern, Ely K.; Perego, Richard E.; Hampel, Craig E., Memory controller.
  124. Ware, Frederick A.; Tsern, Ely K.; Perego, Richard E.; Hampel, Craig E., Memory controller.
  125. Ware, Frederick A.; Tsern, Ely K.; Perego, Richard E.; Hampel, Craig E., Memory controller.
  126. Ware, Frederick A.; Tsern, Ely K.; Perego, Richard E.; Hampel, Craig E., Memory controller.
  127. Sakamaki, Hideyuki; Osano, Hidekazu; Nakayama, Hiroshi; Takaku, Kazuya; Higeta, Masanori, Memory controller and information processing apparatus.
  128. Horowitz, Mark A.; Barth, Richard M.; Hampel, Craig E.; Moncayo, Alfredo; Donnelly, Kevin S.; Zerbe, Jared L., Memory controller and method utilizing equalization co-efficient setting.
  129. Ware, Frederick A.; Tsern, Ely K.; Perego, Richard E.; Hampel, Craig E., Memory controller device having timing offset capability.
  130. Ware, Frederick A., Memory controller having a write-timing calibration mode.
  131. Ware, Frederick A., Memory controller having a write-timing calibration mode.
  132. Zerbe, Jared LeVan; Donnelly, Kevin S.; Sidiropoulos, Stefanos; Stark, Donald C.; Horowitz, Mark A.; Yu, Leung; Vu, Roxanne; Kim, Jun; Garlepp, Bruno W.; Ho, Tsyr-Chyang; Lau, Benedict Chung-Kwong, Memory controller that calibrates a transmit timing offset.
  133. Ware, Frederick A.; Tsern, Ely K.; Perego, Richard E.; Hampel, Craig E., Memory controller that enforces strobe-to-strobe timing offset.
  134. Zerbe, Jared LeVan; Donnelly, Kevin S.; Sidiropoulos, Stefanos; Stark, Donald C.; Horowitz, Mark A.; Yu, Leung; Vu, Roxanne; Kim, Jun; Garlepp, Bruno W.; Ho, Tsyr-Chyang; Lau, Benedict Chung-Kwong, Memory controller with circuitry to set memory device-specific reference voltages.
  135. Ware, Frederick A., Memory controller with clock-to-strobe skew compensation.
  136. Ware, Frederick A., Memory controller with clock-to-strobe skew compensation.
  137. Ware, Frederick A., Memory controller with clock-to-strobe skew compensation.
  138. Ware, Frederick A., Memory controller with multiple delayed timing signals.
  139. Tell, Stephen G., Memory controller with processor for generating interface adjustment signals.
  140. Ware, Frederick A.; Tsern, Ely K.; Perego, Richard E.; Hampel, Craig E., Memory controller with selective data transmission delay.
  141. Horowitz,Mark A.; Barth,Richard M.; Hampel,Craig E.; Moncayo,Alfredo; Donnelly,Kevin S.; Zerbe,Jared L., Memory device having programmable drive strength setting.
  142. Ware,Frederick A.; Tsern,Ely K.; Perego,Richard E.; Hampel,Craig E., Memory device with clock multiplier circuit.
  143. Ware, Frederick A.; Tsern, Ely K.; Perego, Richard E.; Hampel, Craig E., Memory module.
  144. Ware, Frederick A.; Tsern, Ely K.; Perego, Richard E.; Hampel, Craig E., Memory module.
  145. Ware, Frederick A., Memory module having a write-timing calibration mode.
  146. Tsern,Ely, Memory module including a plurality of integrated circuit memory devices and a plurality of buffer devices in a matrix topology.
  147. Ware, Frederick A.; Tsern, Ely K.; Perego, Richard E.; Hampel, Craig E., Memory module with termination component.
  148. Ware, Frederick A.; Tsern, Ely K.; Perego, Richard E.; Hampel, Craig E., Memory module with termination component.
  149. Ware,Frederick A.; Tsern,Ely K.; Perego,Richard E.; Hampel,Craig E., Memory module with termination component.
  150. Ware,Frederick A.; Tsern,Ely K.; Perego,Richard E.; Hampel,Craig E., Memory module with termination component.
  151. Talbot, Gerald R., Memory system including asymmetric high-speed differential memory interconnect.
  152. Shaeffer, Ian; Tsern, Ely; Hampel, Craig, Memory system topologies including a buffer device and an integrated circuit memory device.
  153. Shaeffer, Ian; Tsern, Ely; Hampel, Craig, Memory system topologies including a buffer device and an integrated circuit memory device.
  154. Shaeffer, Ian; Tsern, Ely; Hampel, Craig, Memory system topologies including a buffer device and an integrated circuit memory device.
  155. Shaeffer, Ian; Tsern, Ely; Hampel, Craig, Memory system topologies including a buffer device and an integrated circuit memory device.
  156. Shaeffer, Ian; Tsern, Ely; Hampel, Craig, Memory system topologies including a buffer device and an integrated circuit memory device.
  157. Shaeffer, Ian; Tsern, Ely; Hampel, Craig, Memory system topologies including a buffer device and an integrated circuit memory device.
  158. Shaeffer, Ian; Tsern, Ely; Hampel, Craig, Memory system topologies including a buffer device and an integrated circuit memory device.
  159. Zerbe, Jared LeVan; Donnelly, Kevin S.; Sidiropoulos, Stefanos; Stark, Donald C.; Horowitz, Mark A.; Yu, Leung; Vu, Roxanne; Kim, Jun; Garlepp, Bruno W.; Ho, Tsyr-Chyang; Lau, Benedict Chung-Kwong, Memory system with calibrated data communication.
  160. Zerbe, Jared LeVan; Donnelly, Kevin S.; Sidiropoulos, Stefanos; Stark, Donald C.; Horowitz, Mark A.; Yu, Leung; Vu, Roxanne; Kim, Jun; Garlepp, Bruno W.; Ho, Tsyr-Chyang; Lau, Benedict Chung-Kwong, Memory system with calibrated data communication.
  161. Zerbe, Jared LeVan; Donnelly, Kevin S.; Sidiropoulos, Stefanos; Stark, Donald C.; Horowitz, Mark A.; Yu, Leung; Vu, Roxanne; Kim, Jun; Garlepp, Bruno W.; Ho, Tsyr-Chyang; Lau, Benedict Chung-Kwong, Memory system with calibrated data communication.
  162. Ware,Frederick A., Memory systems with variable delays for write data signals.
  163. Ware, Frederick A., Memory-write timing calibration including generation of multiple delayed timing signals.
  164. Rajan,Suresh; Best,Scott, Method and apparatus for calibrating static timing offsets across multiple outputs.
  165. Ware,Frederick A.; Tsern,Ely K.; Perego,Richard E.; Hampel,Craig E., Method and apparatus for coordinating memory operations among diversely-located memory components.
  166. Dally, William J, Method and apparatus for data recovery.
  167. Dally,William J, Method and apparatus for data recovery.
  168. Ware, Frederick A.; Tsern, Ely K.; Perego, Richard E.; Hampel, Craig E., Method and apparatus for signaling between devices of a memory system.
  169. Ware,Frederick A.; Tsern,Ely K.; Perego,Richard E.; Hampel,Craig E., Method and apparatus for signaling between devices of a memory system.
  170. Forsell, Peter, Method and instrument for treating obesity.
  171. Forsell, Peter, Method and instrument for treating obesity.
  172. Aronson, Lewis B.; Hosking, Lucy G., Method of monitoring an optoelectronic transceiver with multiple flag values for a respective operating condition.
  173. Aronson, Lewis B.; Hosking, Lucy G., Method of monitoring an optoelectronic transceiver with multiple flag values for a respective operating condition.
  174. Aronson, Lewis B.; Hosking, Lucy G., Method of monitoring an optoelectronic transceiver with multiple flag values for a respective operating condition.
  175. Ware,Frederick A.; Tsern,Ely K.; Perego,Richard E.; Hampel,Craig E., Method, system and memory controller utilizing adjustable read data delay settings.
  176. Ware,Frederick A.; Tsern,Ely K.; Perego,Richard E.; Hampel,Craig E., Method, system and memory controller utilizing adjustable write data delay settings.
  177. Kalyanasundharam, Vydhyanathan; Brandl, Kevin M.; Dhanani, Adnan, Nested channel address interleaving.
  178. Wilson,Timothy M.; Kim,Songmin; Taylor,Gregory F., On-die offset reference circuit block.
  179. Aronson, Lewis B.; Hosking, Lucy G., Optoelectronic transceiver with multiple flag values for a respective operating condition.
  180. Forsell, Peter, Penile prosthesis.
  181. Hampel, Craig E.; Ware, Frederick A.; Perego, Richard E., Periodic calibration for communication channels by drift tracking.
  182. Hampel, Craig E.; Ware, Frederick A.; Perego, Richard E., Periodic calibration for communication channels by drift tracking.
  183. Hampel, Craig E.; Ware, Frederick A.; Perego, Richard E., Periodic calibration for communication channels by drift tracking.
  184. Hampel, Craig E.; Ware, Frederick A.; Perego, Richard E., Periodic calibration for communication channels by drift tracking.
  185. Hampel, Craig E.; Ware, Frederick A.; Perego, Richard E., Periodic calibration for communication channels by drift tracking.
  186. Hampel,Craig E.; Ware,Frederick A.; Perego,Richard E., Periodic calibration for communication channels by drift tracking.
  187. Hampel,Craig E; Ware,Frederick A.; Perego,Richard E, Periodic calibration for communication channels by drift tracking.
  188. Kizer,Jade M., Periodic interface calibration for high speed communication.
  189. Kizer,Jade M.; Lau,Benedict C.; Vu,Roxanne T.; Nguyen,Huy M.; Yu,Leung; Chou,Adam Chuen Huei, Phase jumping locked loop circuit.
  190. Masleid, Robert Paul, Power efficient multiplexer.
  191. Masleid, Robert Paul, Power efficient multiplexer.
  192. Masleid, Robert Paul, Power efficient multiplexer.
  193. Masleid, Robert Paul, Power efficient multiplexer.
  194. Masleid,Robert Paul, Power efficient multiplexer.
  195. Best, Scott C.; Tell, Stephen; Poulton, John W., Processor controlled interface.
  196. Wright, David G., Programmable power supervisor.
  197. Wright, David G., Programmable power supervisor.
  198. Wright, David G., Programmable voltage regulator.
  199. Masleid, Robert Paul; Dholabhai, Vatsal; Klingner, Christian, Repeater circuit having different operating and reset voltage ranges, and methods thereof.
  200. Masleid,Robert Paul; Dholabhai,Vatsal; Stoiber,Steven Thomas; Singh,Gurmeet, Repeater circuit with high performance repeater mode and normal repeater mode.
  201. Masleid, Robert Paul; Dholabhai, Vatsal, Repeater circuit with high performance repeater mode and normal repeater mode, wherein high performance repeater mode has fast reset capability.
  202. Stoiber, Steven T.; Siu, Stuart, Ring based impedance control of an output driver.
  203. Stoiber, Steven T.; Siu, Stuart, Ring based impedance control of an output driver.
  204. Hwang, Jin Ha, Semiconductor apparatus and receiver thereof.
  205. Dixon,Robert Christopher; Hartfiel,John Wayne; Le,Hein Minh; Pham,Tung Nguyen, Signal identification method and apparatus for analogue electrical systems.
  206. Stark, Donald C., Single-clock, strobeless signaling system.
  207. Stark, Donald C., Single-clock, strobeless signaling system.
  208. Stark,Donald C., Single-clock, strobeless signaling system.
  209. Stark,Donald C., Single-clock, strobeless signaling system.
  210. Stark,Donald C., Single-clock, strobeless signaling system.
  211. Masleid, Robert P.; Burr, James B., Stacked inverter delay chain.
  212. Masleid,Robert P.; Burr,James B., Stacked inverter delay chain.
  213. Horowitz, Mark A.; Barth, Richard M.; Hampel, Craig E.; Moncayo, Alfredo; Donnelly, Kevin S.; Zerbe, Jared L., System and dynamic random access memory device having a receiver.
  214. Gaffga, Joachim; Sattler, Juergen; Markert, Frank; Viehmann, Robert; Wolf, Werner, System configuration comparison to identify process variation.
  215. Talbot, Gerald R., System for controlling high-speed bidirectional communication.
  216. Talbot,Gerald R., System for phase tracking and equalization across a byte group for asymmetric control of high-speed bidirectional signaling.
  217. Perego, Richard E; Sidiropoulos, Stefanos; Tsern, Ely, System having a controller device, a buffer device and a plurality of memory devices.
  218. Tsern, Ely; Shaeffer, Ian; Hampel, Craig, System including a buffered memory module.
  219. Kizer, Jade M.; Lau, Benedict C.; Hampel, Craig E., System with dual rail regulated locked loop.
  220. Kizer, Jade M.; Lau, Benedict C.; Vu, Roxanne T.; Hampel, Craig E., System with phase jumping locked loop circuit.
  221. Kizer, Jade M.; Lau, Benedict C.; Vu, Roxanne T.; Hampel, Craig E., System with phase jumping locked loop circuit.
  222. Forsell, Peter, System, an apparatus, and a method for treating a sexual dysfunctional female patient.
  223. Forsell, Peter, System, an apparatus, and a method for treating a sexual dysfunctional female patient.
  224. Alon, Elad; Pamarti, Sudhakar, Transmitter with skew reduction.
  225. Wright, David G., Ultra low power sleep mode.
  226. Gaffga, Joachim; Sattler, Juergen; Markert, Frank; Viehmann, Robert; Wolf, Werner, Unified configuration of multiple applications.
  227. Choate, James J., Universal serial bus adaptive signal rate.
  228. Forsell, Peter, Vaginal operation method for the treatment of anal incontinence in women.
  229. Nguyen, Huy, Wave shaping output driver to adjust slew rate and/or pre-emphasis of an output signal.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로