$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Fabrication ultra-thin bonded semiconductor layers 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-021/30
  • H01L-021/46
출원번호 US-0373031 (1999-07-27)
발명자 / 주소
  • Kub Francis J.
  • Hobart Karl D.
출원인 / 주소
  • The United States of America as represented by the Secretary of the Navy
대리인 / 주소
    Karasek
인용정보 피인용 횟수 : 196  인용 특허 : 13

초록

A method for making an ultra-thin material layer bonded to a substrate, has the steps: (a) growing an etch stop layer on a first substrate; (b) growing an ultra-thin material layer on the etch stop layer; (c) implanting an implant gas to a selected depth into the first substrate; (d) bonding the ult

대표청구항

[ What is claimed is:] [1.]1. A method for making an ultra-thin material bonded to a substrate, comprising the steps:growing an etch stop layer on a first substrate;growing an ultra-thin material layer on said etch stop layer;implanting an implant ion to a selected depth into said first substrate;bo

이 특허에 인용된 특허 (13)

  1. Kudo Hiroaki (Nara JPX) Takiguchi Haruhisa (Nara JPX) Inoguchi Kazuhiko (Nara JPX) Nakanishi Chitose (Nara JPX) Sugahara Satoshi (Nara JPX), Distributed feedback semiconductor laser device and a method of producing the same.
  2. Dennard Robert H. (Peekskill NY) Meyerson Bernard S. (Yorktown Heights NY) Rosenberg Robert (Peekskill NY), Fabrication of defect free silicon on an insulating substrate.
  3. Katou Hirotaka,JPX ; Furukawa Hiroshi,JPX ; Fujimoto Kazuaki,JPX, Method for fabricating a bonded SOI wafer.
  4. Taur Yuan (Bedford NY) Wong Hon-Sum Philip (Chappagua NY), Method for fabricating a self-aligned double-gate MOSFET by selective lateral epitaxy.
  5. Goesele Ulrich M. ; Tong Q.-Y., Method for the transfer of thin layers of monocrystalline material to a desirable substrate.
  6. Horiuchi Masatada,JPX ; Onai Takahiro,JPX ; Washio Katsuyoshi,JPX, Method of fabricating multi-layered structure having single crystalline semiconductor film formed on insulator.
  7. Goesele Ulrich M. (3008 Eubanks Rd. Durham NC 27707) Lehmann Volker E. (Zweitorstr. 91 D-406 Viersen 1 DEX), Method of producing a thin silicon on insulator layer by wafer bonding and chemical thinning.
  8. Godbey David J. (Bethesda MD) Hughes Harold L. (West River MD) Kub Francis J. (Severna Park MD), Method of producing a thin silicon-on-insulator layer.
  9. Yamagata Kenji,JPX ; Yonehara Takao,JPX, Process for producing a semiconductor substrate.
  10. Bruel Michel (Veurey FRX), Process for the production of thin semiconductor material films.
  11. Tiwari Sandip ; Wind Samuel Jonas, Self-aligned dual gate MOSFET with an ultranarrow channel.
  12. Srikrishnan Kris V., Smart-cut process for the production of thin semiconductor material films.
  13. Pogge H. Bernhard (Hopewell Junction NY), Soi fabrication process.

이 특허를 인용한 특허 (196)

  1. Pinnington, Thomas Henry; Zahler, James M.; Park, Young-Bae; Ladous, Corinne; Olson, Sean, Bonded intermediate substrate and method of making same.
  2. Pinnington, Thomas Henry; Zahler, James M.; Park, Young-Bae; Tsai, Charles; Ladous, Corinne; Atwater, Jr., Harry A.; Olson, Sean, Bonded intermediate substrate and method of making same.
  3. Fanelli, Stephen A., Bonded semiconductor structure with SiGeC layer as etch stop.
  4. Fanelli, Stephen A., Bonded semiconductor structure with SiGeC/SiGeBC layer as etch stop.
  5. Atwater, Jr., Harry A.; Zahler, James M., Bonded semiconductor substrate.
  6. Kamiyama,Eiji; Katoh,Takeo; Park,Jea Gun, Bonded semiconductor substrate manufacturing method thereof.
  7. Enicks, Darwin G., Boron etch-stop layer and methods related thereto.
  8. Hopper, Peter J.; French, William, CMOS compatable fabrication of power GaN transistors on a <100> silicon substrate.
  9. Chen, Tze-Chiang; Cheng, Cheng-Wei; Sadana, Devendra K.; Shiu, Kuen-Ting, Co-integration of elemental semiconductor devices and compound semiconductor devices.
  10. Chen, Tze-Chiang; Cheng, Cheng-Wei; Sadana, Devendra K.; Shiu, Kuen-Ting, Co-integration of elemental semiconductor devices and compound semiconductor devices.
  11. Yamaguchi, Shoichi, Communication apparatus and method.
  12. Currie,Matthew T., Control of strain in device layers by prevention of relaxation.
  13. Currie,Matthew T., Control of strain in device layers by selective relaxation.
  14. Fitzgerald, Eugene A., Controlling threading dislocation densities in Ge on Si using graded GeSi layers and planarization.
  15. Fitzgerald,Eugene A., Controlling threading dislocation densities in Ge on Si using graded GeSi layers and planarization.
  16. Fitzgerald,Eugene A., Controlling threading dislocation densities in Ge on Si using graded GeSi layers and planarization.
  17. Doyle, Brian S.; Roberds, Brian E., Creation of high mobility channels in thin-body SOI devices.
  18. Doyle,Brian S.; Roberds,Brian E., Creation of high mobility channels in thin-body SOI devices.
  19. Doyle,Brian S.; Roberds,Brian E., Creation of high mobility channels in thin-body SOI devices.
  20. Francis J. Kub ; Karl D. Hobart, Electronic device with composite substrate.
  21. Lochtefeld, Anthony J.; Langdo, Thomas A.; Westhoff, Richard, Elevated source and drain elements for strained-channel heterojuntion field-effect transistors.
  22. Wu,Kenneth C.; Fitzgerald,Eugene A.; Taraschi,Gianni; Borenstein,Jeffrey T., Etch stop layer system.
  23. Fanelli, Stephen A., Etch stop region based fabrication of bonded semiconductor structures.
  24. Fanelli, Stephen A., Etch stop region based fabrication of bonded semiconductor structures.
  25. Basu, Anirban; Hekmatshoartabari, Bahman; Khakifirooz, Ali; Shahrjerdi, Davood, Fabrication of III-V-on-insulator platforms for semiconductor devices.
  26. Basu, Anirban; Hekmatshoartabari, Bahman; Khakifirooz, Ali; Shahrjerdi, Davood, Fabrication of III-V-on-insulator platforms for semiconductor devices.
  27. Lagahe,Chrystelle; Aspar,Bernard; Beaumont,Aur?lie, Formation of a semiconductor substrate that may be dismantled and obtaining a semiconductor element.
  28. Couillard, James G.; Gadkaree, Kishor P.; Mach, Joseph F., Glass-based SOI structures.
  29. Couillard, James G.; Gadkaree, Kishor P.; Mach, Joseph F., Glass-based SOI structures.
  30. Couillard,James G.; Gadkaree,Kishor P.; Mach,Joseph F., Glass-based SOI structures.
  31. Couillard,James G.; Gadkaree,Kishor P.; Mach,Joseph F., Glass-based SOI structures.
  32. Couillard,James G.; Gadkaree,Kishor P.; Mach,Joseph F., Glass-based SOI structures.
  33. Couillard,James Gregory; Gadkaree,Kishor Purushottam; Mach,Joseph Frank, Glass-based SOI structures.
  34. Fitzgerald, Eugene A., Heterointegration of materials using deposition and bonding.
  35. Fitzgerald, Eugene A., Heterointegration of materials using deposition and bonding.
  36. Fitzgerald, Eugene A., Heterointegration of materials using deposition and bonding.
  37. Aitken,Bruce Gardiner; Dejneka,Matthew John; Gadkaree,Kishor Purushottam; Pinckney,Linda Ruth, High strain glass/glass-ceramic containing semiconductor-on-insulator structures.
  38. Currie, Matthew T., Hybrid fin field-effect transistor structures and related methods.
  39. Joly, Jean-Pierre; Ulmer, Laurent; Parat, Guy, Integrated circuit on high performance chip.
  40. Enicks, Darwin G.; Chaffee, John Taylor; Carver, Damian A., Integrated circuit structures containing a strain-compensated compound semiconductor layer and methods and systems related thereto.
  41. Enicks, Darwin Gene; Chaffee, John; Carver, Damian A., Integrated circuit structures containing a strain-compensated compound semiconductor layer and methods and systems related thereto.
  42. Enicks,Darwin G., Integrated circuit structures having a boron-and carbon-doped etch-stop and methods, devices and systems related thereto.
  43. Kato, Kiyoshi, Integrated circuit, semiconductor device comprising the same, electronic device having the same, and driving method of the same.
  44. Kato, Kiyoshi, Integrated circuit, semiconductor device comprising the same, electronic device having the same, and driving method of the same.
  45. Kato, Kiyoshi, Integrated circuit, semiconductor device comprising the same, electronic device having the same, and driving method of the same.
  46. Harada, Seiji; Kobayashi, Satoshi; Yubira, Yasuyoshi, Laminated wafer processing method.
  47. Gadkaree, Kishor Purushottam; Mayolet, Alexandre Michel, Large area semiconductor on glass insulator.
  48. Chu, Jack O.; DiMilia, David R.; Huang, Lijuan, Layer transfer of low defect SiGe using an etch-back process.
  49. Chu, Jack Oon; DiMilia, David R.; Huang, Lijuan, Layer transfer of low defect SiGe using an etch-back process.
  50. Chu,Jack Oon; DiMilia,David R.; Huang,Lijuan, Layer transfer of low defect SiGe using an etch-back process.
  51. Fitzgerald, Eugene A., Low threading dislocation density relaxed mismatched epilayers without high temperature growth.
  52. Daval, Nicolas; Aulnette, Cecile, Manufacture of thin silicon-on-insulator (SOI) structures.
  53. Oi, Hiroyuki; Okuda, Hitoshi, Method and apparatus for producing bonded dielectric separation wafer.
  54. Henley, Francois J.; Ong, Philip James, Method and structure for fabricating solar cells using a layer transfer process.
  55. Roberds, Brian; Colinge, Cindy; Doyle, Brian, Method for bonding and debonding films using a high-temperature polymer.
  56. Bourdelle, Konstantin; Mazure, Carlos; Rayssac, Olivier; Rayssac, legal representative, Pierre; Rayssac, legal representative, Giséle, Method for direct bonding two semiconductor substrates.
  57. Plössl, Andreas; Hahn, Berthold; Eisert, Dominik; Kaiser, Stephan, Method for fabricating semiconductor layers.
  58. Tong, Qin-Yi; Fountain, Jr., Gaius Gillman; Enquist, Paul M., Method for low temperature bonding and bonded structure.
  59. Tong, Qin-Yi; Fountain, Jr., Gaius Gillman; Enquist, Paul M., Method for low temperature bonding and bonded structure.
  60. Tong, Qin-Yi; Fountain, Jr., Gaius Gillman; Enquist, Paul M., Method for low temperature bonding and bonded structure.
  61. Tong, Qin-Yi; Fountain, Jr., Gaius Gillman; Enquist, Paul M., Method for low temperature bonding and bonded structure.
  62. Tong, Qin-Yi; Fountain, Jr., Gaius Gillman; Enquist, Paul M., Method for low temperature bonding and bonded structure.
  63. Tong, Qin-Yi; Fountain, Jr., Gaius Gillman; Enquist, Paul M., Method for low temperature bonding and bonded structure.
  64. Le Tiec, Yannick; Andrieu, Francois, Method for making a semiconductor structure with a buried ground plane.
  65. Le Tiec, Yannick; Andrieu, Francois, Method for making a semiconductor structure with a buried ground plane.
  66. Fournel, Franck; Moriceau, Hubert; Lagahe, Christelle, Method for making a stressed structure designed to be dissociated.
  67. Deguet, Chrystel; Clavelier, Laurent, Method for making a thin-film element.
  68. Kub, Francis J.; Hobart, Karl D., Method for making electro-optical devices using a hydrogenion splitting technique.
  69. Aspar, Bernard; Lagahe, Christelle; Ghyselen, Bruno, Method for making thin layers containing microcomponents.
  70. Akiyama, Shoji; Kubota, Yoshihiro; Ito, Atsuo; Kawai, Makoto; Tobisaka, Yuuji; Tanaka, Koichi, Method for manufacturing SOI substrate.
  71. Shimomura, Akihisa; Koyama, Masaki; Higa, Eiji, Method for manufacturing SOI substrate.
  72. Endo,Akihiko; Kusaba,Tatsumi, Method for manufacturing bonded substrate and bonded substrate manufactured by the method.
  73. Yokokawa, Isao; Mitani, Kiyoshi, Method for manufacturing bonded wafer.
  74. Tauzin, Aurélie; Dechamp, Jérôme; Mazen, Frédéric; Madeira, Florence, Method for preparing thin GaN layers by implantation and recycling of a starting substrate.
  75. Enicks, Darwin G., Method for providing a nanoscale, high electron mobility transistor (HEMT) on insulator.
  76. Enicks, Darwin G., Method for providing a nanoscale, high electron mobility transistor (HEMT) on insulator.
  77. Nguyen, Nguyet-Phuong; Cayrefourcq, Ian; Lagahe-Blanchard, Christelle; Bourdelle, Konstantin; Tauzin, Aurélie; Fournel, Franck, Method for self-supported transfer of a fine layer by pulsation after implantation or co-implantation.
  78. Nguyen, Nguyet-Phuong; Cayrefourcq, Ian; Lagahe-Blanchard, Christelle, Method of catastrophic transfer of a thin film after co-implantation.
  79. Cayrefourcq,Ian; Mohamed,Nadia Ben; Lagahe Blanchard,Christelle; Nguyen,Nguyet Phuong, Method of detaching a thin film at moderate temperature after co-implantation.
  80. Tauzin, Aurélie; Faure, Bruce; Garnier, Arnaud, Method of detaching a thin film by melting precipitates.
  81. Tong,Qin Yi, Method of epitaxial-like wafer bonding at low temperature and bonded structure.
  82. Fitzgerald, Eugene A.; Gerrish, Nicole, Method of fabricating CMOS inverter and integrated circuits utilizing strained silicon surface channel MOSFETs.
  83. Fitzgerald, Eugene A.; Gerrish, Nicole, Method of fabricating CMOS inverter and integrated circuits utilizing strained surface channel MOSFETS.
  84. Mitani,Kiyoshi; Yokokawa,Isao, Method of fabricating SOI wafer.
  85. Bourdelle, Konstantin; Mazure, Carlos; Rayssac, legal representative, Pierre; Rayssac, legal representative, Gisèle; Rayssac, Olivier, Method of fabricating a hybrid substrate.
  86. Cheng,Zhiyuan; Fitzgerald,Eugene A.; Antoniadis,Dimitri A., Method of fabricating a semiconductor structure that includes transferring one or more material layers to a substrate and smoothing an exposed surface of at least one of the material layers.
  87. Faure, Bruce; Di Cioccio, Lea, Method of fabricating an epitaxially grown layer.
  88. Faure, Bruce; Di Cioccio, Lea, Method of fabricating an epitaxially grown layer.
  89. Faure, Bruce; Letertre, Fabrice, Method of fabricating an epitaxially grown layer.
  90. Faure, Bruce; Letertre, Fabrice, Method of fabricating an epitaxially grown layer.
  91. Park, Jea-Gun; Lee, Gon-Sub; Lee, Sang-Hee, Method of fabricating nano SOI wafer and nano SOI wafer fabricated by the same.
  92. Park,Jea Gun; Lee,Gon Sub; Lee,Sang Hee, Method of fabricating nano SOI wafer and nano SOI wafer fabricated by the same.
  93. Frank, Martin M.; Reznicek, Alexander; Gousev, Evgeni P.; Cartier, Eduard A., Method of forming gate stack for semiconductor electronic device.
  94. Park, Young-Ju; Hwang, Sung-Min; Kim, Eun-Kyu, Method of fusion for heteroepitaxial layers and overgrowth thereon.
  95. Shreter, Yury Georgievich; Rebane, Yury Toomasovich; Mironov, Aleksey Vladimirovich, Method of laser separation of the epitaxial film or of the epitaxial film layer from the growth substrate of the epitaxial semiconductor structure (variations).
  96. Shreter, Yury Georgievich; Rebane, Yury Toomasovich; Mironov, Aleksey Vladimirovich, Method of laser separation of the epitaxial film or the epitaxial film layer from the growth substrate of the epitaxial semiconductor structure (variations).
  97. Deguet, Chrystel; Clavelier, Laurent; Dechamp, Jerome, Method of transferring a thin film onto a support.
  98. Fournel, Franck, Method of transferring a thin layer onto a target substrate having a coefficient of thermal expansion different from that of the thin layer.
  99. Atwater, Jr.,Harry A.; Zahler,James M., Method of using a germanium layer transfer to Si for photovoltaic applications and heterostructure made thereby.
  100. Atwater, Jr.,Harry A.; Zahler,James M., Method of using a germanium layer transfer to Si for photovoltaic applications and heterostructure made thereby.
  101. Fitzgerald,Eugene; Currie,Matthew, Methods for fabricating strained layers on semiconductor substrates.
  102. Fitzgerald,Eugene; Currie,Matthew, Methods for fabricating strained layers on semiconductor substrates.
  103. Langdo, Thomas A.; Currie, Matthew T.; Hammond, Richard; Lochtefeld, Anthony J.; Fitzgerald, Eugene A., Methods for forming III-V semiconductor device structures.
  104. Langdo, Thomas A.; Currie, Matthew T.; Hammond, Richard; Lochtefeld, Anthony J.; Fitzgerald, Eugene A., Methods for forming strained-semiconductor-on-insulator device structures by mechanically inducing strain.
  105. Langdo,Thomas A.; Currie,Matthew T.; Hammond,Richard; Lochtefeld,Anthony J.; Fitzgerald,Eugene A., Methods for forming strained-semiconductor-on-insulator device structures by use of cleave planes.
  106. Mazure,Carlos; Ghyselen,Bruno, Methods for producing a multilayer semiconductor structure.
  107. Ghyselen,Bruno; Aulnette,C챕cile; Osternaud,B챕n챕dite; Daval,Nicolas, Methods for transferring a thin layer from a wafer having a buffer layer.
  108. Herbots, Nicole; Whaley, Shawn; Culbertson, Robert; Bennett-Kennett, Ross; Murphy, Ashlee; Bade, Matthew; Farmer, Sam; Hudzietz, Brance, Methods for wafer bonding and for nucleating bonding nanophases using wet and steam pressurization.
  109. Herbots, Nichole; Bennett-Kennett, Ross; Murphy, Ashlee; Hughes, Brett; Acharya, Ajjya; Watson, Clarizza; Culbertson, Robert, Methods for wafer bonding, and for nucleating bonding nanophases.
  110. Fitzgerald, Eugene A., Methods of fabricating contact regions for FET incorporating SiGe.
  111. Vineis,Christopher; Yang,Vicky; Currie,Matthew; Westhoff,Richard; Leitz,Christopher, Methods of fabricating semiconductor heterostructures.
  112. Langdo,Thomas A.; Lochtefeld,Anthony J., Methods of fabricating semiconductor structures having epitaxially grown source and drain elements.
  113. Langdo,Thomas A.; Lochtefeld,Anthony J., Methods of fabricating semiconductor structures having epitaxially grown source and drain elements.
  114. Currie,Matthew T., Methods of forming hybrid fin field-effect transistor structures.
  115. Currie,Matthew T.; Hammond,Richard, Methods of forming reacted conductive gate electrodes.
  116. Langdo, Thomas A.; Currie, Matthew T.; Hammond, Richard; Lochtefeld, Anthony J.; Fitzgerald, Eugene A., Methods of forming strained-semiconductor-on-insulator device structures.
  117. Lochtefeld,Anthony J.; Langdo,Thomas A.; Hammond,Richard; Currie,Matthew T.; Braithwaite,Glyn; Fitzgerald,Eugene A., Methods of forming strained-semiconductor-on-insulator finFET device structures.
  118. Maa, Jer-Shen; Tweet, Douglas J.; Hsu, Sheng Teng; Lee, Jong-Jan, Molecular hydrogen implantation method for forming a relaxed silicon germanium layer with high germanium content.
  119. Atwater, Jr., Harry A.; Zahler, James; Morral, Anna Fontcuberta i; Olson, Sean, Multi-junction solar cells and methods of making same using layer transfer and bonding techniques.
  120. Forbes,Leonard; Ahn,Kie Y., Output prediction logic circuits with ultra-thin vertical transistors and methods of formation.
  121. Bryan, Michael A., Particle distribution method and resulting structure for a layer transfer process.
  122. Yoshihiro Sugiyama JP; Yoshiki Sakuma JP, Photodetector having a mixed crystal layer of SiGeC.
  123. Canaperi, Donald F.; Chu, Jack Oon; D'Emic, Christopher P.; Huang, Lijuan; Ott, John Albrecht; Wong, Hon-Sum Philip, Preparation of strained Si/SiGe on insulator by hydrogen induced layer transfer technique.
  124. Cheng, Zhi-Yuan; Fitzgerald, Eugene A.; Antoniadis, Dimitri A.; Hoyt, Judy L., Process for producing semiconductor article using graded epitaxial growth.
  125. Cheng, Zhi-Yuan; Fitzgerald, Eugene A.; Antoniadis, Dimitri A.; Hoyt, Judy L., Process for producing semiconductor article using graded epitaxial growth.
  126. Cheng, Zhi-Yuan; Fitzgerald, Eugene A.; Antoniadis, Dimitri A.; Hoyt, Judy L., Process for producing semiconductor article using graded epitaxial growth.
  127. Ohya, Kazuyuki; Otsu, Kazuhiro; Nobukuni, Takeshi, Process for the production of electric part.
  128. Moriceau, Hubert; Bruel, Michel; Aspar, Bernard; Maleville, Christophe, Process for the transfer of a thin film.
  129. Moriceau,Hubert; Bruel,Michel; Aspar,Bernard; Maleville,Christophe, Process for the transfer of a thin film.
  130. Moriceau, Hubert; Bruel, Michel; Aspar, Bernard; Maleville, Christophe, Process for the transfer of a thin film comprising an inclusion creation step.
  131. Ghyselen, Bruno; Bensahel, Daniel; Skotnicki, Thomas, Process for transferring a layer of strained semiconductor material.
  132. Ghyselen, Bruno; Bensahel, Daniel; Skotnicki, Thomas, Process for transferring a layer of strained semiconductor material.
  133. Ghyselen, Bruno; Bensahel, Daniel; Skotnicki, Thomas, Process for transferring a layer of strained semiconductor material.
  134. Ghyselen, Bruno; Bensahel, Daniel; Skotnicki, Thomas, Process for transferring a layer of strained semiconductor material.
  135. Ghyselen,Bruno; Bensahel,Daniel; Skotnicki,Thomas, Process for transferring a layer of strained semiconductor material.
  136. Braithwaite, Glyn; Hammond, Richard; Currie, Matthew, RF circuits including transistors having strained material layers.
  137. Braithwaite, Glyn; Hammond, Richard; Currie, Matthew, RF circuits including transistors having strained material layers.
  138. Currie, Matthew T.; Hammond, Richard, Reacted conductive gate electrodes.
  139. Vineis, Christopher J.; Westhoff, Richard; Bulsara, Mayank, Reduction of dislocation pile-up formation during relaxed lattice-mismatched epitaxy.
  140. Unlu,M. Selim; Emsley,Matthew K., Reflective layer buried in silicon and method of fabrication.
  141. Celler, George K, Relaxation of a strained layer using a molten layer.
  142. Fitzgerald,Eugene A., Relaxed SiGe platform for high speed CMOS electronics and high speed analog circuits.
  143. Fitzgerald,Eugene A., Relaxed SiGe platform for high speed CMOS electronics and high speed analog circuits.
  144. Fitzergald, Eugene A., Relaxed silicon germanium platform for high speed CMOS electronics and high speed analog circuits.
  145. Fitzergald, Eugene A., Relaxed silicon germanium platform for high speed CMOS electronics and high speed analog circuits.
  146. Fitzergald, Eugene A., Relaxed silicon germanium platform for high speed CMOS electronics and high speed analog circuits.
  147. Fitzergald, Eugene A., Relaxed silicon germanium platform for high speed CMOS electronics and high speed analog circuits.
  148. Fitzgerald, Eugene A., Relaxed silicon germanium platform for high speed CMOS electronics and high speed analog circuits.
  149. Fitzgerald, Eugene A., Relaxed silicon germanium platform for high speed CMOS electronics and high speed analog circuits.
  150. Lin, Chun Chich; Yeo, Yee-Chia; Huang, Chien-Chao; Wang, Chao-Hsiung; Chang, Tien-Chih; Hu, Chenming; Yang, Fu-Liang; Chen, Shih-Chang; Liang, Mong-Song; Yao, Liang-Gi, Relaxed silicon germanium substrate with low defect density.
  151. Lin, Chun Chich; Yeo, Yee-Chia; Huang, Chien-Chao; Wang, Chao-Hsiung; Chang, Tien-Chih; Hu, Chenming; Yang, Fu-Liang; Chen, Shih-Chang; Liang, Mong-Song; Yao, Liang-Gi, Relaxed silicon germanium substrate with low defect density.
  152. Lin,Chun Chieh; Yeo,Yee Chia; Huang,Chien Chao; Wang,Chao Hsiung; Chang,Tien Chih; Hu,Chenming; Yang,Fu Liang; Chen,Shih Chang; Liang,Mong Song; Yao,Liang Gi, Relaxed silicon germanium substrate with low defect density.
  153. Zhang, Baoguo, Reusable substrates for electronic device fabrication and methods thereof.
  154. Cheng, Zhiyuan; Fitzgerald, Eugene A.; Antoniadis, Dimitri A., Semiconductor device structure.
  155. Vineis,Christopher; Yang,Vicky; Currie,Matthew; Westhoff,Richard; Leitz,Christopher, Semiconductor heterostructures and related methods.
  156. Westhoff,Richard; Yang,Vicky; Currie,Matthew; Vineis,Christopher; Leitz,Christopher, Semiconductor heterostructures having reduced dislocation pile-ups.
  157. Westhoff, Richard; Yang, Vicky K.; Currie, Matthew T.; Vineis, Christopher; Leitz, Christopher, Semiconductor heterostructures having reduced dislocation pile-ups and related methods.
  158. Notsu, Kazuya; Sato, Nobuhiko, Semiconductor member manufacturing method and semiconductor device manufacturing method.
  159. Notsu,Kazuya; Sato,Nobuhiko, Semiconductor member manufacturing method and semiconductor device manufacturing method.
  160. Currie, Matthew T.; Lochtefeld, Anthony J.; Hammond, Richard; Fitzgerald, Eugene A., Semiconductor structures employing strained material layers with defined impurity gradients and methods for fabricating same.
  161. Currie, Matthew T.; Lochtefeld, Anthony J.; Hammond, Richard; Fitzgerald, Eugene A., Semiconductor structures employing strained material layers with defined impurity gradients and methods for fabricating same.
  162. Currie, Matthew; Lochtefeld, Anthony; Hammond, Richard; Fitzgerald, Eugene, Semiconductor structures employing strained material layers with defined impurity gradients and methods for fabricating same.
  163. Westhoff,Richard; Vineis,Christopher J.; Currie,Matthew T.; Yang,Vicky T.; Leitz,Christopher W., Semiconductor structures with structural homogeneity.
  164. Cheng, Zhi-Yuan; Fitzgerald, Eugene A.; Antoniadis, Dimitri A.; Hoyt, Judy L., Semiconductor substrate structure.
  165. Abe, Takao; Matsuura, Takashi; Murota, Junichi, Semiconductor wafer and method for producing the same.
  166. Schulze,Hans Joachim; Strack,Helmut, Semiconductor wafer with a wiring structure, a semiconductor component, and methods for their production.
  167. Currie,Matthew T.; Lochtefeld,Anthony J., Shallow trench isolation process.
  168. Fitzergald, Eugene A., Silicon wafer with embedded optoelectronic material for monolithic OEIC.
  169. Fitzergald, Eugene A., Silicon wafer with embedded optoelectronic material for monolithic OEIC.
  170. Maa,Jer Shen; Tang,Jinke; Lee,Jong Jan; Tweet,Douglas J.; Hsu,Sheng Teng, Silicon/germanium superlattice thermal sensor.
  171. Moriceau, Hubert; Aspar, Bernard; Margail, Jacques, Stacked structure and production method thereof.
  172. Langdo,Thomas A.; Currie,Matthew T.; Hammond,Richard; Lochtefeld,Anthony J.; Fitzgerald,Eugene A., Strained germanium-on-insulator device structures.
  173. Fitzgerald,Eugene A.; Pitera,Arthur J., Strained gettering layers for semiconductor processes.
  174. Aitken,Bruce Gardiner; Gadkaree,Kishor Purushottam; Dejneka,Matthew John; Pinckney,Linda Ruth, Strained semiconductor-on-insulator structures and methods for making strained semiconductor-on-insulator structures.
  175. Maa,Jer shen; Lee,Jong Jan; Tweet,Douglas J.; Evans,David R.; Burmaster,Allen W.; Hsu,Sheng Teng, Strained silicon on insulator from film transfer and relaxation by hydrogen implantation.
  176. Langdo,Thomas A.; Currie,Matthew T.; Hammond,Richard; Lochtefeld,Anthony J.; Fitzgerald,Eugene A., Strained-semiconductor-on-insulator device structures.
  177. Langdo,Thomas A.; Currie,Matthew T.; Hammond,Richard; Lochtefeld,Anthony J.; Fitzgerald,Eugene A., Strained-semiconductor-on-insulator device structures.
  178. Langdo,Thomas A.; Currie,Matthew T.; Hammond,Richard; Lochtefeld,Anthony J.; Fitzgerald,Eugene A., Strained-semiconductor-on-insulator device structures with elevated source/drain regions.
  179. Langdo,Thomas A.; Currie,Matthew T.; Braithwaite,Glyn; Hammond,Richard; Lochtefeld,Anthony J.; Fitzgerald,Eugene A., Strained-semiconductor-on-insulator finFET device structures.
  180. Koester,Steven John; Sadana,Devendra Kumar; Shahidi,Ghavam G., Structure and method of integrating compound and elemental semiconductors for high-performance CMOS.
  181. Sakaguchi, Kiyofumi, Substrate and manufacturing method therefor.
  182. Sakaguchi, Kiyofumi, Substrate and manufacturing method therefor.
  183. Droes,Steven R.; Takafuji,Yutaka, System and method for hydrogen exfoliation gettering.
  184. Tauzin,Aur��lie, Thin film splitting method.
  185. Enquist, Paul M., Three dimensional device integration method and integrated device.
  186. Enquist, Paul M.; Fountain, Jr., Gaius Gillman, Three dimensional device integration method and integrated device.
  187. Enquist, Paul M.; Fountain, Jr., Gaius Gillman, Three dimensional device integration method and integrated device.
  188. Enquist,Paul M., Three dimensional device integration method and integrated device.
  189. Enquist,Paul M., Three dimensional device integration method and integrated device.
  190. Ghyselen,Bruno; Aulnette,C챕cile; Osternaud,B챕n챕dite, Transfer of a thin layer from a wafer comprising a buffer layer.
  191. Cheng, Cheng-Wei; Han, Shu-Jen; Kobayashi, Masaharu; Lee, Ko-Tao; Sadana, Devendra K.; Shiu, Kuen-Ting, Transistor formation using cold welding.
  192. Cheng, Cheng-Wei; Han, Shu-Jen; Kobayashi, Masaharu; Lee, Ko-Tao; Sadana, Devendra K.; Shiu, Kuen-Ting, Transistor formation using cold welding.
  193. Atwater, Jr.,Harry A.; Zahler,James M.; Morral,Anna Fontcubera I, Wafer bonded epitaxial templates for silicon heterostructures.
  194. Atwater, Jr.,Harry A.; Zahler,James M.; Morral,Anna Fontcuberta i, Wafer bonded virtual substrate and method for forming the same.
  195. Akatsu,Takeshi; Ghyselen,Bruno, Wafer with a relaxed useful layer and method of forming the wafer.
  196. Celler, George K., Wafer with diamond layer.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로