$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Encapsulation of microelectronic assemblies 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-021/44
출원번호 US-0067698 (1998-04-28)
발명자 / 주소
  • Nguyen Tan
  • Mitchell Craig S.
  • Distefano Thomas H.
출원인 / 주소
  • Tessera, Inc.
대리인 / 주소
    Lerner, David, Littenberg, Krumholz & Mentlik, LLP
인용정보 피인용 횟수 : 93  인용 특허 : 18

초록

Microelectronic assemblies are encapsulated using disposable frames. The microelectronic assemblies are disposed within an aperture defined by a frame. The aperture is covered by top and bottom sealing layers so that the frame and sealing layers define an enclosed space encompassing the assemblies.

대표청구항

[ What is claimed is:] [1.]1. A method of encapsulating a plurality of microelectronic assemblies having oppositely-facing top and bottom surfaces comprising the steps of:(a) providing said assemblies within an opening in a frame having top and bottom surfaces, and providing top and bottom sealing l

이 특허에 인용된 특허 (18)

  1. Mess Leonard E., Ball grid array (BGA) encapsulation mold.
  2. Schenz James L., Carrier tape with adhesive and protective walls.
  3. Kellerman Dave (Littleton MA) Hannemann Robert J. (Wellesley MA) Czerepak Stanley J. (Burlington MA) Simcoe Robert J. (Westborough MA), Integral heatsink semiconductor package.
  4. Pendse Rajendra D. (5245 Diamond Common Fremont CA 94555), Method for making high pin count package for semiconductor device.
  5. Lumbard Marvin (Los Gatos CA) Wiese Lynn K. (Santa Clara CA), Method for producing displays and modular components.
  6. Whalley Peter D. (23 ; Fairfields Great Kingshill ; Buckinghamshire ; HP15 6EP GB2) Evans Stephen D. (181 ; Ashford Avenue Hayes ; Middlesex ; UB4 OND ; GB2) Shaw John E. A. (45 ; Colne Avenue West D, Method of encapsulating a sensor device using capillary action and the device so encapsulated.
  7. Sweis Jason (Sunnyvale CA) Gilleo Kenneth B. (West Kingston RI), Method of forming interface between die and chip carrier.
  8. Patterson Michael W. ; Takiar Hem P., Method of making removable computer peripheral cards having a solid one-piece housing.
  9. Shim Il Kwon,KRX ; Ha Sun Ho,KRX, Method of manufacturing ball grid array semiconductor package.
  10. Komathu Kathuzi (Kawagoe JPX), Method of molding a protective cover on a pin grid array.
  11. Barber Ivor G. (San Jose CA), Method of packaging an integrated circuit.
  12. Mitchell Craig ; Distefano Thomas H., Microelectronic encapsulation methods and equipment.
  13. Baird John (Scottsdale AZ), Molding process for encapsulating semiconductor devices using a thixotropic compound.
  14. Lambert William R. (Chester NJ) Weld John D. (Succasunna NJ), Multi-component electronic devices and methods for making them.
  15. DesJardin William F. (Rochester NY) Ozimek Edward J. (Penfield NY) Rivera Luis A. (Rochester NY) Tarn Terry (Pittsford NY), Package and method for assembly of infra-red imaging devices.
  16. Polak Anthony J. (Lake Zurich IL) Schifferle David J. (East Aurora NY) Wang Tom (Northbrook IL), Semiconductor device having encapsulation comprising of a thixotropic fluorosiloxane material.
  17. Burns Carmen D. (Austin TX) Cady James W. (Austin TX) Roane Jerry M. (Austin TX) Troetschel Philip R. (Buda TX), Warp-resistent ultra-thin integrated circuit package fabrication method.
  18. Eshima Taizo (Fukuoka JPX), method for manufacturing semiconductor devices.

이 특허를 인용한 특허 (93)

  1. Leo, Kristian; Jupe, Michael; Sprafke, Peter; Muzic, Markus; Endres, Wolfgang, Assembly having a component enclosed by a housing, and device and method used in its manufacture.
  2. Leo, Kristian; Jupe, Michael; Sprafke, Peter; Muzic, Markus; Endres, Wolfgang, Assembly having a component enclosed by a housing, and device and method used in its manufacture.
  3. Caskey, Terrence; Mohammed, Ilyas; Uzoh, Cyprian Emeka; Woychik, Charles G.; Newman, Michael; Monadgemi, Pezhman; Co, Reynaldo; Chau, Ellis; Haba, Belgacem, BVA interposer.
  4. Subido, Willmar; Co, Reynaldo; Zohni, Wael; Prabhu, Ashok S., Ball bonding metal wire bond wires to metal pads.
  5. Katkar, Rajesh; Gao, Guilian; Woychik, Charles G.; Zohni, Wael, Bond via array for thermal conductivity.
  6. Lee, Jin-Yuan; Huang, Ching-Cheng; Lin, Mou-Shiung, Chip package.
  7. Lin, Mou-Shiung, Chip package and method for fabricating the same.
  8. Lin, Mou-Shiung, Chip package and method for fabricating the same.
  9. Lin, Mou-Shiung; Lee, Jin-Yuan; Huang, Ching-Cheng, Chip package with die and substrate.
  10. Lin, Mou-Shiung; Lee, Jin-Yuan; Huang, Ching-Cheng, Chip package with die and substrate.
  11. Donofrio, Matthew; Nordby, Howard; Andrews, Peter S., Conformally coated light emitting devices and methods for providing the same.
  12. Furukawa, Koji, Connector.
  13. Uzoh, Cyprian Emeka; Katkar, Rajesh, Die stacks with one or more bond via arrays of wire bond wires and with one or more arrays of bump interconnects.
  14. DeLaCruz, Javier A.; Awujoola, Abiola; Prabhu, Ashok S.; Lattin, Christopher W.; Sun, Zhuowen, Embedded wire bond wires for vertical integration with separate surface mount and wire bond mounting surfaces.
  15. Mitchell, Craig S., Encapsulation of microelectronic assemblies.
  16. Katkar, Rajesh, Fine pitch BVA using reconstituted wafer with area array accessible for testing.
  17. Katkar, Rajesh, Fine pitch BVA using reconstituted wafer with area array accessible for testing.
  18. Chitnis, Ashay; Ibbetson, James; Keller, Bernd, Flip-chip phosphor coating method and devices fabricated utilizing method.
  19. Mohammed, Ilyas; Beroz, Masud, Heat spreading substrate with embedded interconnects.
  20. Chandra,Haryanto, Injection casting system for encapsulating semiconductor devices and method of use.
  21. Lee, Jin-Yaun; Lin, Mou-Shiung; Huang, Ching-Cheng, Integrated chip package structure using ceramic substrate and method of manufacturing the same.
  22. Lin, Mou-Shiung; Lee, Jin-Yuan; Huang, Ching-Cheng, Integrated chip package structure using metal substrate and method of manufacturing the same.
  23. Lin, Mou-Shiung; Lee, Jin-Yuan; Huang, Ching-Cheng, Integrated chip package structure using organic substrate and method of manufacturing the same.
  24. Lin, Mou-Shiung; Lee, Jin-Yuan; Huang, Ching-Cheng, Integrated chip package structure using silicon substrate and method of manufacturing the same.
  25. Negley, Gerald H.; Van De Ven, Antony Paul; Hunter, F. Neal, Lighting device.
  26. Chakraborty, Arpan, Low index spacer layer in LED devices.
  27. Chang, Jun Keun; Hur, Dae Sung; Chung, Chanil; Park, Jun Ha; Jo, Han Sang, Method for bonding plastic micro chip.
  28. Chang, Jun Keun; Hur, Dae Sung; Chung, Chanil; Park, Jun Ha; Jo, Han Sang, Method for bonding plastic micro chip.
  29. Lee, Jin-Yuan; Lin, Mou-Shiung; Huang, Ching-Cheng, Method for fabricating chip package with die and substrate.
  30. Haba, Belgacem; Kang, Teck-Gyu; Mohammed, Ilyas; Chau, Ellis, Method for making a microelectronic assembly having conductive elements.
  31. Co, Reynaldo; Mirkarimi, Laura, Method for package-on-package assembly with wire bonds to encapsulation surface.
  32. Lee, Jin-Yuan; Huang, Ching-Cheng; Lin, Mou-Shiung, Method of fabricating chip package.
  33. Zhao, Zhijun; Alatorre, Roseann, Method of forming a component having wire bonds and a stiffening layer.
  34. Mohammed, Ilyas, Method of forming a wire bond having a free end.
  35. Arana, Leonel; Nickerson, Rob; Sim, Lim Chong; Prack, Edward; Tomita, Yoshihiro, Method of interconnecting workpieces.
  36. Gautham,Viswanadam; Tan,Lan Chu, Method of making reinforced semiconductor package.
  37. Collins, III,William D., Method of packaging a semiconductor light emitting device.
  38. Negley, Gerald H.; Leung, Michael, Methods of coating semiconductor light emitting elements by evaporating solvent from a suspension.
  39. Grigg,Ford B.; Reeder,William J., Methods of encapsulating selected locations of a semiconductor die assembly using a thick solder mask.
  40. Grigg,Ford B.; Reeder,William J., Methods of encapsulating selected locations of a semiconductor die assembly using a thick solder mask.
  41. Haba, Belgacem; Mohammed, Ilyas; Caskey, Terrence; Co, Reynaldo; Chau, Ellis, Microelectronic assembly for microelectronic packaging with bond elements to encapsulation surface.
  42. Haba, Belgacem; Crisp, Richard Dewitt; Zohni, Wael, Microelectronic element with bond elements to encapsulation surface.
  43. Prabhu, Ashok S.; Katkar, Rajesh, Microelectronic package for wafer-level chip scale packaging with fan-out.
  44. Leung, Michael S.; Tarsa, Eric J.; Ibbetson, James, Molded chip fabrication method and apparatus.
  45. Leung, Michael S.; Tarsa, Eric J.; Ibbetson, James, Molded chip fabrication method and apparatus.
  46. Leung, Michael S; Tarsa, Eric J; Ibbetson, James, Molded chip fabrication method and apparatus.
  47. Gerber, Mark A.; Hong, Dae Y.; Safai, Sohrab, Multi-die semiconductor package.
  48. Uzoh, Cyprian Emeka; Katkar, Rajesh, Multiple bond via arrays of different wire heights on a same substrate.
  49. Uzoh, Cyprian Emeka; Katkar, Rajesh, Multiple bond via arrays of different wire heights on a same substrate.
  50. Chau, Ellis; Co, Reynaldo; Alatorre, Roseann; Damberg, Philip; Wang, Wei-Shun; Yang, Se Young, Package-on-package assembly with wire bond vias.
  51. Sato, Hiroaki; Kang, Teck-Gyu; Haba, Belgacem; Osborn, Philip R.; Wang, Wei-Shun; Chau, Ellis; Mohammed, Ilyas; Masuda, Norihito; Sakuma, Kazuo; Hashimoto, Kiyoaki; Inetaro, Kurosawa; Kikuchi, Tomoyuki, Package-on-package assembly with wire bonds to encapsulation surface.
  52. Sato, Hiroaki; Kang, Teck-Gyu; Haba, Belgacem; Osborn, Philip R.; Wang, Wei-Shun; Chau, Ellis; Mohammed, Ilyas; Masuda, Norihito; Sakuma, Kazuo; Hashimoto, Kiyoaki; Inetaro, Kurosawa; Kikuchi, Tomoyuki, Package-on-package assembly with wire bonds to encapsulation surface.
  53. Prabhu, Ashok S.; Katkar, Rajesh, Packaged microelectronic device for a package-on-package device.
  54. Hussell, Christopher P.; Emerson, David T., Phosphor distribution in LED lamps using centrifugal force.
  55. Hussell, Christopher P.; Emerson, David T., Phosphor distribution in LED lamps using centrifugal force.
  56. Wu, Tung-Shen, Preparation method of underfill for flip chip package and the device.
  57. Co, Reynaldo; Villavicencio, Grant; Zohni, Wael, Pressing of wire bond wire tips to provide bent-over tips.
  58. McCullough, Kevin A., Print thermally conductive interface assembly.
  59. Teysseyre,J챕r척me, Process for encapsulating semiconductor components using through-holes in the semiconductor components support substrates.
  60. Eisert,Dominik; Haerle,Volker; Kuehn,Frank; Mundbrod Vangerow,Manfred; Strauss,Uwe; Zehnder,Ulrich, Radiation emitting semiconductor device.
  61. Mohammed, Ilyas, Reconstituted wafer-level package DRAM.
  62. Mohammed, Ilyas, Reconstituted wafer-level package dram with conductive interconnects formed in encapsulant at periphery of the package.
  63. Takahashi, Kouichi; Kasai, Kenichi; Daikoku, Takahiro; Uda, Takayuki; Netsu, Toshitada; Yamaguchi, Takeshi; Matsushita, Takahiko; Maruyama, Osamu, Sealing structure for multi-chip module.
  64. Eisert,Dominik; H?rle,Volker; K?hn,Frank; Mundbrod Vangerow,Manfred; Strauss,Uwe; Ulrich,Jacob; Nirschl,Ernst; Linder,Norbert; Sedlmeier,Reinhard; Zehnder,Ulrich; Baur,Johannes, Semiconductor component which emits radiation, and method for producing the same.
  65. Iguchi, Akihisa, Semiconductor device manufacturing method and mold die.
  66. Leal, George R.; Fay, Owen R.; Wenzel, Robert J., Semiconductor device with a protected active die region and method therefor.
  67. Lin, Mou-Shiung; Lee, Jin-Yuan; Huang, Ching-Cheng, Semiconductor package with interconnect layers.
  68. Mistry, Addi B.; Haas, Joseph M.; Kiffe, Dennis O.; Kleffner, James H.; Wilde, Daryl R., Semiconductor package with multiple sides having package contacts.
  69. Roberts, John; Chaloupecky, Robert; You, Chenhua, Solid state array modules for general illumination.
  70. Roberts, John; Chaloupecky, Robert; You, Chenhua, Solid state linear array modules for general illumination.
  71. Haba, Belgacem, Stackable molded microelectronic packages.
  72. Haba, Belgacem, Stackable molded microelectronic packages.
  73. Haba, Belgacem, Stackable molded microelectronic packages with area array unit connectors.
  74. Haba, Belgacem; Mitchell, Craig S.; Beroz, Masud, Stacked packaging improvements.
  75. Villavicencio, Grant; Lee, Sangil; Alatorre, Roseann; Delacruz, Javier A.; McGrath, Scott, Stiffened wires for offset BVA.
  76. Lee, Jin-Yuan; Huang, Ching-Cheng; Lin, Mou-Shiung, Structure and manufacturing method of chip scale package.
  77. Lee, Jin-Yuan; Huang, Ching-Cheng; Lin, Mou-Shiung, Structure and manufacturing method of chip scale package.
  78. Mohammed, Ilyas, Substrate-less stackable package with wire-bond interconnect.
  79. Mohammed, Ilyas, Substrate-less stackable package with wire-bond interconnect.
  80. McCullough, Kevin A., Thermally conductive silk-screenable interface material.
  81. Grigg,Ford B.; Reeder,William J., Thick solder mask for confining encapsulant material over selected locations of a substrate and assemblies including the solder mask.
  82. Negley, Gerald; Leung, Michael; Becerra, Maryanne; Tarsa, Eric; Andrews, Peter, Uniform emission LED package.
  83. Baker, Jay DeAvis; Kneisel, Lawrence Leroy; Paruchuri, Mohan R.; Reddy, Prathap Amervai; Jairazbhoy, Vivek Amir, Void-free die attachment method with low melting metal.
  84. Chitnis, Ashay; Ibbetson, James; Chakraborty, Arpan; Tarsa, Eric J.; Keller, Bernd; Seruto, James; Fu, Yankun, Wafer level phosphor coating method and devices fabricated utilizing method.
  85. Chitnis, Ashay; Ibbetson, James; Keller, Bernd; Emerson, David T.; Edmond, John; Bergmann, Michael J.; Cabalu, Jasper S.; Britt, Jeffrey C.; Chakraborty, Arpan; Tarsa, Eric; Seruto, James; Fu, Yankun, Wafer level phosphor coating method and devices fabricated utilizing method.
  86. Chakraborty, Arpan, Wafer level phosphor coating technique for warm light emitting diodes.
  87. Katkar, Rajesh; Vu, Tu Tam; Lee, Bongsub; Bang, Kyong-Mo; Li, Xuan; Huynh, Long; Guevara, Gabriel Z.; Agrawal, Akash; Subido, Willmar; Mirkarimi, Laura Wills, Wafer-level packaging using wire bond wires in place of a redistribution layer.
  88. Co, Reynaldo; Zohni, Wael; Cizek, Rizza Lee Saga; Katkar, Rajesh, Wire bond support structure and microelectronic package including wire bonds therefrom.
  89. Co, Reynaldo; Zohni, Wael; Saga Cizek, Rizza Lee; Katkar, Rajesh, Wire bond support structure and microelectronic package including wire bonds therefrom.
  90. Awujoola, Abiola; Sun, Zhuowen; Zohni, Wael; Prabhu, Ashok S.; Subido, Willmar, Wire bond wires for interference shielding.
  91. Awujoola, Abiola; Sun, Zhuowen; Zohni, Wael; Prabhu, Ashok S.; Subido, Willmar, Wire bond wires for interference shielding.
  92. Huang, Shaowu; Delacruz, Javier A., Wire bonding method and apparatus for electromagnetic interference shielding.
  93. Prabhu, Ashok S.; Katkar, Rajesh, ‘RDL-First’ packaged microelectronic device for a package-on-package device.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로