$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Method of fabricating barrier adhesion to low-k dielectric layers in a copper damascene process 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-021/44
  • H01L-021/302
출원번호 US-0583401 (2000-05-31)
발명자 / 주소
  • Jing-Cheng Lin TW
  • Shau-Lin Shue TW
  • Chen-Hua Yu TW
출원인 / 주소
  • Taiwan Semiconductor Manufacturing Company TW
대리인 / 주소
    George O. Saile
인용정보 피인용 횟수 : 109  인용 특허 : 9

초록

A method for forming an improved TaN copper barrier for a copper damascene process is described which has improved adhesion to low-k dielectric layers and also improves the wetting of a copper seed layer deposited over it thereby improving the structure of the copper seed layer which is critical to

대표청구항

1. A method for forming a barrier layer between a low-k dielectric layer and a copper layer comprising:(a) providing a wafer having a low-k dielectric layer; (b) depositing a Ta rich layer on said low-k dielectric layer by ion metal plasma sputtering under low Ta sputtering conditions whereby said T

이 특허에 인용된 특허 (9)

  1. Singhvi Shri ; Rengarajan Suraj ; Ding Peijun ; Yao Gongda, Barrier applications for aluminum planarization.
  2. Farkas Janos ; Bajaj Rajeev ; Freeman Melissa ; Watts David K. ; Das Sanjit, Chemical mechanical polishing (CMP) slurry for polishing copper interconnects which use tantalum-based barrier layers.
  3. Uzoh Cyprian E., Continuous highly conductive metal wiring structures and method for fabricating the same.
  4. Liu Chung-Shi,TWX ; Chang Chung-Long,TWX ; Yu Chen-Hua,TWX, Copper chemical-mechanical-polishing (CMP) dishing.
  5. Ngan Kenny King-Tai, Deposition of titanium nitride films having improved uniformity.
  6. Edelstein Daniel C. ; Dalton Timothy J. ; Gaudiello John G. ; Krishnan Mahadevaiyer ; Malhotra Sandra G. ; McGlashan-Powell Maurice ; O'Sullivan Eugene J. ; Sambucetti Carlos J., Dual etch stop/diffusion barrier for damascene interconnects.
  7. Venkatraman Ramnath ; Weitzman Elizabeth J. ; Fiordalice Robert W., Method of forming an interconnect structure.
  8. Venkatraman Ramnath ; Mendonca John ; Hamilton Gregory N. ; Wetzel Jeffrey T. ; Poon Tze W. ; Garcia Sam S., Semiconductor device with a copper barrier layer and formation thereof.
  9. Nogami Takeshi ; Dubin Valery M., Via with barrier layer for impeding diffusion of conductive material from via into insulator.

이 특허를 인용한 특허 (109)

  1. Klawuhn, Erich R.; Rozbicki, Robert; Dixit, Girish A., Apparatus and methods for deposition and/or etch selectivity.
  2. Klawuhn,Erich R.; Rozbicki,Robert; Dixit,Girish A., Apparatus and methods for deposition and/or etch selectivity.
  3. Pradhan, Anshu A.; Rozbicki, Robert, Atomic layer profiling of diffusion barrier and metal seed layers.
  4. Pradhan, Anshu A.; Rozbicki, Robert, Atomic layer profiling of diffusion barrier and metal seed layers.
  5. Yang,Yu Ru; Huang,Chien Chung, Barrier layer structure.
  6. Nishikawa,Michinori; Okada,Takashi; Yamada,Kinji, Chemical mechanical polishing stopper film, process for producing the same, and method of chemical mechanical polishing.
  7. Wu, Wen; Yu, Chentao; Dixit, Girish; Jow, Kenneth, Compositionally graded titanium nitride film for diffusion barrier applications.
  8. Shaviv, Roey; Gopinath, Sanjay; Holverson, Peter; Pradhan, Anshu A., Conformal films on semiconductor substrates.
  9. Shaviv, Roey; Gopinath, Sanjay; Holverson, Peter; Pradhan, Anshu A., Conformal films on semiconductor substrates.
  10. Raaijmakers,Ivo; Haukka,Suvi P.; Saanila,Yille A.; Soininen,Pekka J.; Elers,Kai Erik; Granneman,Ernst H. A., Conformal lining layers for damascene metallization.
  11. Woo, Christy Mei-Chu; Sanchez, John E.; Erb, Darrell M.; Marathe, Amit P., Copper interconnect with improved barrier layer.
  12. Bauer, Matthias; Thomas, Shawn G., Cyclical epitaxial deposition and etch.
  13. Yang, Yu-Ru; Huang, Chien-Chung, Damascene structure.
  14. Donohue,Hilke, Depositing a tantalum film.
  15. Todd, Michael A., Deposition of amorphous silicon-containing films.
  16. de Felipe, Tarek Suwwan; Danek, Michal; Klawuhn, Erich; Dulkin, Alexander, Deposition of conformal copper seed layers by control of barrier layer morphology.
  17. Wu, Hui-Jung; Juliano, Daniel R.; Wu, Wen; Dixit, Girish, Deposition of doped copper seed layers having improved reliability.
  18. Dulkin, Alexander; Vijayendran, Anil; Yu, Tom; Juliano, Daniel R., Deposition of thin continuous PVD seed layers having improved adhesion to the barrier layer.
  19. Catabay, Wilbur G.; Wang, Zhihai, Diamond barrier layer.
  20. Farrar,Paul A., Electronic apparatus having a core conductive structure within an insulating layer.
  21. Yang, Chih-Chao; Edelstein, Daniel C.; Molis, Steven E., Enhanced diffusion barrier for interconnect structures.
  22. Yang, Chih-Chao; Edelstein, Daniel C.; Molis, Steven E., Enhanced diffusion barrier for interconnect structures.
  23. Bauer, Matthias, Epitaxial deposition of doped semiconductor materials.
  24. Boiteux, Yves Pierre; Chen, Hui; Gregoratto, Ivano; Hsieh, Chang-Lin; Hung, Hoiman; Tang, Sum-Yee Betty, Etch process for dielectric materials comprising oxidized organo silane materials.
  25. Bauer, Matthias, High throughput cyclical epitaxial deposition and etch process.
  26. Farrar,Paul A., Hplasma treatment.
  27. Jiang, Ping; Kraft, Robert; Newton, Kenneth J.; Rogers, Daty M., In-situ plasma ash/treatment after via etch of low-k films for poison-free dual damascene trench patterning.
  28. Liang, Ming-Chung; Chen, Chii-Ping, Integrated circuits and methods for forming the integrated circuits.
  29. Luce, Stephen Ellinwood; McDevitt, Thomas Leddy; Stamper, Anthony Kendall, Interconnect layers without electromigration.
  30. Luce, Stephen Ellinwood; McDevitt, Thomas Leddy; Stamper, Anthony Kendall, Interconnect layers without electromigration.
  31. Wu,Zhen Cheng; Jang,Syun Ming, Metal barrier integrity via use of a novel two step PVD-ALD deposition procedure.
  32. Desko, Jr.,John C.; Jones,Bailey R.; Lian,Sean; Molloy,Simon John; Ryan,Vivian, Metallization performance in electronic devices.
  33. Zhang, Hong; Tang, Xianmin; Gopalraja, Praburam; Forster, John C.; Yu, Jick M., Method and apparatus for forming a barrier layer on a substrate.
  34. Pradhan, Anshu A.; Hayden, Douglas B.; Kinder, Ronald L.; Dulkin, Alexander, Method and apparatus for increasing local plasma density in magnetically confined plasma.
  35. Thombare, Shruti Vivek; Karim, Ishtak; Gopinath, Sanjay; Danek, Michal, Method and apparatus to deposit pure titanium thin film at low temperature using titanium tetraiodide precursor.
  36. Xiang, Yang Hui; Jiang, Qing Tang, Method and structure for copper gap fill plating of interconnect structures for semiconductor integrated circuits.
  37. Danek, Michal; Rozbicki, Robert, Method for depositing a diffusion barrier for copper interconnect applications.
  38. Lee, Dok Won; Kim, Dong Joon, Method for fabricating magnetic field sensor.
  39. Wu,Ping Kun; Tseng,Horng Huei; Lo,Chine Gie; Wang,Chao Hsiung; Shue,Shau Lin, Method for forming a multi-layer seed layer for improved Cu ECP.
  40. Yang, Yu-Ru; Huang, Chien-Chung, Method for forming barrier layer.
  41. Ahn,Kie Y.; Forbes,Leonard, Method for making integrated circuits.
  42. Di Dio,Luigi, Method for manufacturing semiconductor electronics devices.
  43. Rozbicki, Robert T.; Danek, Michal; Klawuhn, Erich R., Method of depositing a diffusion barrier for copper interconnect applications.
  44. Rozbicki, Robert; Danek, Michal; Klawuhn, Erich, Method of depositing a diffusion barrier for copper interconnect applications.
  45. Rozbicki, Robert; Danek, Michal; Klawuhn, Erich, Method of depositing a diffusion barrier for copper interconnect applications.
  46. Yu, Wen; Robie, Stephen B.; Romero, Jeremias D., Method of depositing copper using physical vapor deposition.
  47. Friedemann, Michael; Kahlert, Volker, Method of forming a conductive barrier layer having improve adhesion and resistivity characteristics.
  48. Li, Lih-Ping; Lu, Hsin-Hsien; Jang, Syun-Ming, Method of forming a semiconductor device with a substantially uniform density low-k dielectric layer.
  49. Woo, Christy Mei-Chu; Pangrle, Suzette K.; Ngo, Minh Van, Method of forming low resistance barrier on low k interconnect.
  50. Raaijmakers, Ivo; Haukka, Suvi P.; Saanila, Ville A.; Soininen, Pekka J.; Elers, Kai-Erik; Granneman, Ernst H. A., Method of making conformal lining layers for damascene metallization.
  51. Fujisawa, Masahiko; Ohsaki, Akihiko; Morimoto, Noboru, Method of manufacturing structure for connecting interconnect lines including metal layer with thickness larger than thickness of metallic compound layer.
  52. Ngai, Christopher; Bencher, Christopher D.; Feng, Joe; Chen, Peter, Method of nitrogen doping of fluorinated silicate glass (FSG) while removing the photoresist layer.
  53. Farber,David Gerald; Dostalik,William Wesley; Kraft,Robert; McKerrow,Andrew J.; Newton,Kenneth Joseph; Tsui,Ting, Method of passivating and/or removing contaminants on a low-k dielectric/copper surface.
  54. Thombare, Shruti Vivek; Karim, Ishtak; Gopinath, Sanjay; Arghavani, Reza; Danek, Michal, Method to tune TiOx stoichiometry using atomic layer deposited Ti film to minimize contact resistance for TiOx/Ti based MIS contact scheme for CMOS.
  55. Dulkin, Alexander; Rairkar, Asit; Greer, Frank; Pradhan, Anshu A.; Rozbicki, Robert, Methods and apparatus for engineering an interface between a diffusion barrier layer and a seed layer.
  56. Ahn, Kie Y.; Forbes, Leonard, Methods and apparatus for making integrated-circuit wiring from copper, silver, gold, and other metals.
  57. Ahn,Kie Y.; Forbes,Leonard, Methods and apparatus for making integrated-circuit wiring from copper, silver, gold, and other metals.
  58. Rozbicki, Robert, Methods and apparatus for resputtering process that improves barrier coverage.
  59. Lu, Hong-Qiang; Burke, Peter A.; Catabay, Wilbur G., Methods and structure for forming copper barrier layers integral with semiconductor substrates structures.
  60. Ahn,Kie Y.; Forbes,Leonard, Methods for making integrated-circuit wiring from copper, silver, gold, and other metals.
  61. Ahn,Kie Y.; Forbes,Leonard, Methods for making integrated-circuit wiring from copper, silver, gold, and other metals.
  62. Ahn,Kie Y.; Forbes,Leonard, Methods for making integrated-circuit wiring from copper, silver, gold, and other metals.
  63. Bauer, Matthias, Methods of depositing electrically active doped crystalline Si-containing films.
  64. Bauer, Matthias; Weeks, Keith Doran; Tomasini, Pierre; Cody, Nyles, Methods of making substitutionally carbon-doped crystalline Si-containing materials by chemical vapor deposition.
  65. Bauer,Matthias; Weeks,Keith Doran; Tomasini,Pierre; Cody,Nyles, Methods of making substitutionally carbon-doped crystalline Si-containing materials by chemical vapor deposition.
  66. Ahn,Kie Y.; Forbes,Leonard; Eldridge,Jerome M., Multilevel copper interconnect with double passivation.
  67. Ahn,Kie Y.; Forbes,Leonard, Multilevel copper interconnects with low-k dielectrics and air gaps.
  68. Ahn,Kie Y.; Forbes,Leonard, Multilevel copper interconnects with low-k dielectrics and air gaps.
  69. Rozbicki, Robert; van Schravendijk, Bart; Mountsier, Thomas; Wu, Wen, Multistep method of depositing metal seed layers.
  70. Rozbicki, Robert; van Schravendijk, Bart; Mountsier, Tom; Wu, Wen, Multistep method of depositing metal seed layers.
  71. Briggs, Benjamin D.; Clevenger, Lawrence A.; Rizzolo, Michael; Yang, Chih-Chao, Neutral atom beam nitridation for copper interconnect.
  72. Briggs, Benjamin D.; Clevenger, Lawrence A.; Rizzolo, Michael; Yang, Chih-Chao, Neutral atom beam nitridation for copper interconnect.
  73. Licata, Thomas J.; Hillman, Joseph T., Optimized liners for dual damascene metal wiring.
  74. Todd, Michael A.; Hawkins, Mark, Process for deposition of semiconductor films.
  75. Ali,Abbas; Yang,Ming, Process for forming a dual damascene structure.
  76. Cooney, III, Edward C.; Murphy, William J., Process to create robust contacts and interconnects.
  77. Rubart, Steve; Gault, Amy; McClelland, Sean P, Removing segment of a metal conductor while forming printheads.
  78. Kailasam, Sridhar; Rozbicki, Robert; Yu, Chentao; Hayden, Douglas, Resputtering process for eliminating dielectric damage.
  79. Chou, You-Hua; Hong, Min Hao; Tsai, Jian-Shin; Liao, Miao-Cheng; Hsiang Ko, Hsiang, Reverse damascene process.
  80. Chou, You-Hua; Hong, Min Hao; Tsai, Jian-Shin; Liao, Miao-Cheng; Hsiang Ko, Hsiang, Reverse damascene process.
  81. Bauer, Matthias; Arena, Chantal; Bertram, Ronald; Tomasini, Pierre; Cody, Nyles; Brabant, Paul; Italiano, Joseph; Jacobson, Paul; Weeks, Keith Doran, Selective deposition of silicon-containing films.
  82. Ahn,Kie Y.; Forbes,Leonard, Selective electroless-plated copper metallization.
  83. Bauer, Matthias; Weeks, Keith Doran, Selective epitaxial formation of semiconductive films.
  84. Bauer, Matthias; Weeks, Keith Doran, Selective epitaxial formation of semiconductor films.
  85. Jain,Alok; Chong,Phui Fah, Selective etching of low-k dielectrics.
  86. Juliano, Daniel R., Selective resputtering of metal seed layers.
  87. Clevenger, Lawrence A.; Hsu, Louis L. C.; Stephens, Jeremy K.; Wise, Michael, Semiconductor device with diamond-like carbon layer as a polish-stop layer.
  88. Watanabe,Kenichi; Komada,Daisuke; Shimpuku,Fumihiko, Semiconductor device with dual damascene wiring.
  89. Bauer, Mathias, Separate injection of reactive species in selective formation of films.
  90. Bauer, Matthias, Separate injection of reactive species in selective formation of films.
  91. Pasquale, Frank L.; Swaminathan, Shankar; LaVoie, Adrien; Shamma, Nader; Dixit, Girish, Soft landing nanolaminates for advanced patterning.
  92. Pasquale, Frank L.; Swaminathan, Shankar; LaVoie, Adrien; Shamma, Nader; Dixit, Girish A., Soft landing nanolaminates for advanced patterning.
  93. Pasquale, Frank L.; Swaminathan, Shankar; LaVoie, Adrien; Shamma, Nader; Dixit, Girish A., Soft landing nanolaminates for advanced patterning.
  94. Felmetsger, Valery V., Sputter deposition of cermet resistor films with low temperature coefficient of resistance.
  95. Laptev, Pavel N.; Felmetsger, Valery, Stress adjustment in reactive sputtering.
  96. Laptev, Pavel N; Felmetsger, Valery, Stress adjustment in reactive sputtering.
  97. Thomas, Shawn; Tomasini, Pierre, Stressor for engineered strain on channel.
  98. Bauer, Matthias, Structure comprises an As-deposited doped single crystalline Si-containing film.
  99. Fujisawa, Masahiko; Ohsaki, Akihiko; Morimoto, Noboru, Structure for connecting interconnect lines with interposed layer including metal layers and metallic compound layer.
  100. Farrar, Paul A., Structures and methods to enhance copper metallization.
  101. Farrar, Paul A., Structures and methods to enhance copper metallization.
  102. Farrar, Paul A., Structures and methods to enhance copper metallization.
  103. Farrar,Paul A., Structures and methods to enhance copper metallization.
  104. Farrar,Paul A., Structures and methods to enhance copper metallization.
  105. Aggarwal, Ravinder; Conner, Rand; Disanto, John; Alexander, James A., Substrate reactor with adjustable injectors for mixing gases within reaction chamber.
  106. May, Charles E.; Allman, Derryl D. J., Thermal low k dielectrics.
  107. Todd, Michael A.; Raaijmakers, Ivo, Thin films and methods of making them.
  108. Eissa, Mona; Xing, Guoqiang; Brennan, Kenneth D.; Hong, Hyesook, Treatment of low-k dielectric films to enable patterning of deep submicron features.
  109. Kinder, Ronald L.; Pradhan, Anshu A., Use of ultra-high magnetic fields in resputter and plasma etching.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로