$\require{mediawiki-texvc}$
  • 검색어에 아래의 연산자를 사용하시면 더 정확한 검색결과를 얻을 수 있습니다.
  • 검색연산자
검색연산자 기능 검색시 예
() 우선순위가 가장 높은 연산자 예1) (나노 (기계 | machine))
공백 두 개의 검색어(식)을 모두 포함하고 있는 문서 검색 예1) (나노 기계)
예2) 나노 장영실
| 두 개의 검색어(식) 중 하나 이상 포함하고 있는 문서 검색 예1) (줄기세포 | 면역)
예2) 줄기세포 | 장영실
! NOT 이후에 있는 검색어가 포함된 문서는 제외 예1) (황금 !백금)
예2) !image
* 검색어의 *란에 0개 이상의 임의의 문자가 포함된 문서 검색 예) semi*
"" 따옴표 내의 구문과 완전히 일치하는 문서만 검색 예) "Transform and Quantization"

특허 상세정보

Reconfigurable processor devices

국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판) G06F-007/48   
미국특허분류(USC) 708/232
출원번호 US-0209542 (1998-12-11)
우선권정보 EP-0310220 (1997-12-17); GB-0011776 (1998-06-02)
발명자 / 주소
출원인 / 주소
대리인 / 주소
    Lyon & Lyon LLP
인용정보 피인용 횟수 : 140  인용 특허 : 19
초록

The invention relates to a reconfigurable device comprising a plurality of processing devices, a connection matrix providing an interconnect between the processing devices, and means to define the configuration of the connection matrix. Each of the processing devices comprises an arithmetic logic unit, which is adapted to perform a function on input operands and produce an output. The input operands are provided as inputs to the arithmetic logic unit from the interconnect on the same route in each cycle. Dynamic instructions are enabled by means provided...

대표
청구항

1. A reconfigurable device comprising:a plurality of processing devices; a connection matrix providing an interconnect between the processing devices; and means to define a configuration of the connection matrix; wherein each of the processing devices comprises an arithmetic logic unit adapted to perform a function on input operands and produce an output, wherein said input operands are provided as inputs to the arithmetic logic unit from the interconnect on the same route in each cycle, and wherein the connection matrix is adapted to direct the output o...

이 특허에 인용된 특허 (19)

  1. Ho Chung-Yih (Schenectady NY) Chin Chi-Yuan (Schenectady NY) Hartley Richard I. (Schenectady NY) Hartman Michael J. (Clifton Park NY) Welles ; II Kenneth B. (Scotia NY). Array multiplier adapted for tiled layout by silicon compiler. USP1994035291431.
  2. McCollum John L. (Saratoga CA). Field programmable digital signal processing array integrated circuit. USP1995105457644.
  3. Ebeling William H. C. (Seattle WA) Borriello Gaetano (Seattle WA). Field programmable gate array. USP1993055208491.
  4. Trimberger Stephen M. (San Jose CA). Field programmable gate array with built-in bitstream data expansion. USP1995065426379.
  5. Cliff Richard G. (Milpitas CA) Raman Rina (Fremont CA) Reddy Srinivas T. (Santa Clara CA). Implementation of redundancy on a programmable logic device. USP1996035498975.
  6. Groves Stanley E. (Round Rock TX). Instruction set modifier register. USP1980114236204.
  7. Girardeau ; Jr. James W. ; Teitler Nicole D.. Method and apparatus for fetching and issuing dual-word or multiple instructions in a data processing system. USP1998115835746.
  8. Brown Gary L. (Aloha OR) Parker Donald D. (Portland OR). Method for parallel steering of fixed length fields containing a variable length instruction from an instruction buffer. USP1996125586277.
  9. Jaggar David V. (Cherry Hinton GBX). Multiple instruction set mapping. USP1996105568646.
  10. Danielsson Per-Erik (Schenectady NY) Mattheyses Robert M. (Schenectady NY). Parallel processing system apparatus. USP1988104775952.
  11. Chuang Chiao-Mei (Briarcliff Manor NY). Performance enhancement scheme for a RISC type VLSI processor using dual execution units for parallel instruction proces. USP1988084766566.
  12. Nakaya Shogo,JPX. Programmable function block. USP2001026188240.
  13. Agrawal Om P. (San Jose CA) Wright Michael J. (Menlo Park CA) Shen Ju (San Jose CA). Programmable gate array with improved interconnect structure, input/output structure and configurable logic block. USP1993085233539.
  14. Shankar Kapil (San Jose CA). Programmable interconnect structure for logic blocks. USP1993045204556.
  15. Sakugawa Mamoru (Hyogo JPX) Hashizume Takeshi (Hyogo JPX) Sakashita Kazuhiro (Hyogo JPX). Semiconductor integrated device with an improved performance. USP1997045621694.
  16. Trimberger Stephen M. (San Jose CA) Carberry Richard A. (Los Gatos CA) Johnson Robert A. (San Jose CA) Wong Jennifer (Fremont CA). Sequencer for a time multiplexed programmable logic device. USP1996125583450.
  17. Park Chul Woo,KRX ; Choi Myung-Chan,KRX. Synchronous semiconductor memory device having macro command storage and execution method therefor. USP1999075923612.
  18. Kumar Manoj (Yorktown Heights NY) Tsao Michael Mi. (Yorktown Heights NY). System with flexible local control for modifying same instruction partially in different processor of a SIMD computer sy. USP1997105680597.
  19. Parvin Bahram A. (Fountain Valley CA). Systolic array for solving cyclic loop dependent algorithms. USP1987104698751.

이 특허를 인용한 특허 피인용횟수: 140

  1. Ramchandran, Amit. Adaptable datapath for a digital processing system. USP2013028380884.
  2. Ramchandran, Amit. Adaptable datapath for a digital processing system. USP2015049015352.
  3. Ramchandran, Amit. Adaptable datapath for a digital processing system. USP2014048706916.
  4. Ramchandran, Amit. Adaptable datapath for a digital processing system. USP2009107606943.
  5. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter J.. Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2015109164952.
  6. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter J.. Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2013098543795.
  7. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James. Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2013098533431.
  8. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James. Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2011088010593.
  9. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James. Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2011067962716.
  10. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James. Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2004126836839.
  11. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James. Adaptive integrated circuitry with heterogenous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2013098543794.
  12. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James. Adaptive processor for performing an operation with simple and complex units each comprising configurably interconnected heterogeneous elements. USP2013018356161.
  13. Master, Paul L.; Uvacek, Bohumir. Apparatus and method for adaptive multimedia reception and transmission in communication environments. USP2015049002998.
  14. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements. USP2016059330058.
  15. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements. USP2014118880849.
  16. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements. USP2012088250339.
  17. Master,Paul L.; Smith,Stephen J.; Watson,John. Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements. USP2006016986021.
  18. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, system and method for configuration of adaptive integrated circuitry having fixed, application specific computational elements. USP2017039594723.
  19. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, system and method for configuration of adaptive integrated circuitry having heterogeneous computational elements. USP2013048412915.
  20. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, system and method for configuration of adaptive integrated circuitry having heterogeneous computational elements. USP2012078225073.
  21. Hogenauer, Eugene B.. Arithmetic node including general digital signal processing functions for an adaptive computing machine. USP2015028949576.
  22. Jones,Anthony Mark. Asynchronous communication among hardware object nodes in IC with receive and send ports protocol registers using temporary register bypass select for validity information. USP2008087409533.
  23. Howard, Ric; Katragadda, Ramana V.. Asynchronous, independent and multiple process shared memory system in an adaptive computing architecture. USP2009087577799.
  24. de Waal, Abraham B.; Diard, Franck R.. Automatic quality testing of multimedia rendering by software drivers. USP2011077987065.
  25. Vorbach, Martin; Baumgarte, Volker; Ehlers, Gerd. Bus systems and reconfiguration methods. USP2012028127061.
  26. Vorbach, Martin; Münch, Robert. Circuit having a multidimensional structure of configurable cells that include multi-bit-wide inputs and outputs. USP2010107822968.
  27. Heidari, Ghobad; Chang, Kuor Hsin; Master, Paul L.; Hogenauer, Eugene B.; Scheuermann, Walter James. Communications module, device, and method for implementing a system acquisition function. USP2009117620097.
  28. Master, Paul L.; Watson, John. Configurable hardware based digital imaging apparatus. USP2009107609297.
  29. Vorbach, Martin; Nückel, Armin. Configurable logic integrated circuit having a multidimensional structure of configurable elements. USP2014058726250.
  30. Gonzalez, Ricardo E.; Rudell, Richard L.; Ghosh, Abhijit; Wang, Albert R.. Configuring a multi-processor system. USP2011088001266.
  31. Rubin, Owen Robert; Murray, Eric; Uhrig, Nalini Praba. Consumer product distribution in the embedded system market. USP2010017644279.
  32. Scheuermann, W. James; Hogenauer, Eugene B.. Control node for multi-core system. USP20190110185502.
  33. Heidari Bateni,Ghobad; Sambhwani,Sharad D.. Data flow control for adaptive integrated circuitry. USP2008047353516.
  34. Vorbach, Martin; Thomas, Alexander. Data processing device and method. USP2014088812820.
  35. Vorbach, Martin; Thomas, Alexander. Data processing device and method. USP2012038145881.
  36. Vorbach, Martin; Thomas, Alexander. Data processing device and method. USP2010117844796.
  37. Vorbach, Martin; Becker, Jürgen; Weinhardt, Markus; Baumgarte, Volker; May, Frank. Data processing method and device. USP2014128914590.
  38. Vorbach, Martin; Becker, Jürgen; Weinhardt, Markus; Baumgarte, Volker; May, Frank. Data processing method and device. USP2012048156284.
  39. Vorbach, Martin; Münch, Robert. Data processor having disabled cores. USP2014088819505.
  40. Williams,Kenneth M; Wang,Albert. Defining instruction extensions in a standard programming language. USP2008057373642.
  41. Frederick, Michael T.; Somani, Arun K.. Depth-optimal mapping of logic chains in reconfigurable fabrics. USP2014028661394.
  42. Jones, Anthony Mark. Development system for an integrated circuit having standardized hardware objects. USP2010037673275.
  43. Jones,Anthony Mark. Development system for an integrated circuit having standardized hardware objects. USP2006117139985.
  44. Vorbach, Martin. Device including a field having function cells and information providing cells controlled by the function cells. USP2013048429385.
  45. Sutou, Shin-ichi. Dynamic reconfigurable circuit with a plurality of processing elements, data network, configuration memory, and immediate value network. USP2013128607029.
  46. Johnson, Scott D.. Extension adapter. USP2009097590829.
  47. Furtek, Frederick Curtis; Master, Paul L.. External memory controller. USP2012098266388.
  48. Furtek, Frederick Curtis; Master, Paul L.. External memory controller node. USP2014078769214.
  49. Furtek, Fredrick Curtis; Master, Paul L.. External memory controller node. USP2011077984247.
  50. Furtek, Fredrick Curtis; Master, Paul L.. External memory controller node. USP2011077979646.
  51. Vorbach, Martin; May, Frank. Hardware definition method including determining whether to implement a function as hardware or software. USP2012088250503.
  52. Scheuermann,Walter James. Hardware implementation of the secure hash standard. USP2009027489779.
  53. Scheuermann, W. James; Hogenauer, Eugene B.. Hardware task manager. USP2017059665397.
  54. Scheuermann, W. James; Hogenauer, Eugene B.. Hardware task manager. USP2012068200799.
  55. Scheuermann, W. James; Hogenauer, Eugene B.. Hardware task manager. USP2010017653710.
  56. Scheuermann, W. James; Hogenauer, Eugene B.. Hardware task manager. USP2014078782196.
  57. Prasanna, Deepak; Fudge, Gerald L.. Heterogeneous reconfigurable agent compute engine (HRACE). USP2013118589935.
  58. Master,Paul L.; Hogenauer,Eugene; Scheuermann,Walter James. Hierarchical interconnect for configuring separate interconnects for each group of fixed and diverse computational elements. USP2008017325123.
  59. Vorbach, Martin; Münch, Robert. I/O and memory bus system for DFPS and units with two- or multi-dimensional programmable cell architectures. USP2010017650448.
  60. Vorbach, Martin; Münch, Robert. I/O and memory bus system for DFPS and units with two- or multi-dimensional programmable cell architectures. USP2012068195856.
  61. Jones,Anthony Mark. IC comprising network of microprocessors communicating data messages along asynchronous channel segments using ports including validity and accept signal registers and with split / join capability. USP2008077406584.
  62. Furtek, Frederick Curtis; Master, Paul L.; Plunkett, Robert Thomas. Input/output controller node in an adaptable computing environment. USP2009117624204.
  63. Williams,Kenneth Mark; Johnson,Scott Daniel; McNamara,Bruce Saylors; Wang,Albert RenRui. Instruction set for efficient bit stream and byte stream I/O. USP2008097421561.
  64. Heidari-Bateni, Ghobad; Sambhwani, Sharad D.. Internal synchronization control for adaptive integrated circuitry. USP2012108296764.
  65. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens. Logic cell array and bus system. USP2009097595659.
  66. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens. Logic cell array and bus system. USP2013068471593.
  67. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens. Logic cell array and bus system. USP2011118058899.
  68. Frederick, Michael T.; Somani, Arun K.. Logic element architecture for generic logic chains in programmable devices. USP2013058438522.
  69. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens. Logical cell array and bus system. USP2015069047440.
  70. Gonzalez,Ricardo E.; Johnson,Scott; Taylor,Derek. Long instruction word processing with instruction extensions. USP2008087418575.
  71. Sambhwani, Sharad; Heidari, Ghobad. Low I/O bandwidth method and system for implementing detection and identification of scrambling codes. USP2013058442096.
  72. Sambhwani, Sharad; Heidari, Ghobad. Low I/O bandwidth method and system for implementing detection and identification of scrambling codes. USP2010027668229.
  73. Sambhwani,Sharad; Heidari,Ghobad. Low I/O bandwidth method and system for implementing detection and identification of scrambling codes. USP2009037512173.
  74. Mitchler, Dennis Wayne. Low-power reconfigurable hearing instrument. USP2012108289990.
  75. Mitchler,Dennis Wayne. Low-power reconfigurable hearing instrument. USP2006097113589.
  76. Jeddeloh, Joe M.. Memory device power managers and methods. USP2015089105323.
  77. Jeddeloh, Joe M.. Memory device power managers and methods. USP2017029583157.
  78. Vorbach, Martin; May, Frank; Nuckel, Armin. Method and device for processing data. USP2010027657861.
  79. Vorbach, Martin; May, Frank; Nuckel, Armin. Method and device for processing data. USP2012108281265.
  80. Master, Paul L.. Method and system for achieving individualized protected space in an operating system. USP2010027660984.
  81. Master, Paul L.. Method and system for creating and programming an adaptive computing engine. USP2011017865847.
  82. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L.. Method and system for managing hardware resources to implement system functions using an adaptive computing architecture. USP2015059037834.
  83. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L.. Method and system for managing hardware resources to implement system functions using an adaptive computing architecture. USP2016079396161.
  84. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L.. Method and system for managing hardware resources to implement system functions using an adaptive computing architecture. USP2013118589660.
  85. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L.. Method and system for managing hardware resources to implement system functions using an adaptive computing architecture. USP2010077752419.
  86. Manzolati,Richard J.. Method and system for optimizing performance of an apparatus. USP2009037506328.
  87. Scheuermann, W. James. Method and system for reconfigurable channel coding. USP2014078767804.
  88. Scheuermann, W. James. Method and system for reconfigurable channel coding. USP2012088249135.
  89. Scheuermann, W. James. Method and system for reconfigurable channel coding. USP2010107809050.
  90. Scheuermann, W. James. Method and system for reconfigurable channel coding. USP2010107822109.
  91. Master, Paul L.; Scheuermann, W. James. Method and system for reducing the time-to-market concerns for embedded system design. USP2009117620678.
  92. Vorbach, Martin. Method for debugging reconfigurable architectures. USP2013038407525.
  93. Vorbach, Martin. Method for debugging reconfigurable architectures. USP2011118069373.
  94. Vorbach, Martin; May, Frank; Nückel, Armin. Method for debugging reconfigurable architectures. USP2010117840842.
  95. Vorbach, Martin; Nückel, Armin. Method for interleaving a program over a plurality of cells. USP2012078230411.
  96. Vorbach, Martin; Nückel, Armin; May, Frank; Weinhardt, Markus; Cardoso, Joao Manuel Paiva. Method for processing data. USP2010027657877.
  97. Vorbach, Martin; May, Frank; Nückel, Armin. Method for the translation of programs for reconfigurable architectures. USP2014108869121.
  98. Schlansker,Michael; Ang,Boon Seong. Method of designing custom circuit device using scheduling clock cycles. USP2006037013449.
  99. Vorbach, Martin; Munch, Robert M.. Method of self-synchronization of configurable elements of a programmable module. USP201409RE45109.
  100. Vorbach, Martin; Münch, Robert M.. Method of self-synchronization of configurable elements of a programmable module. USP201410RE45223.
  101. Vorbach, Martin; Münch, Robert M.. Method of self-synchronization of configurable elements of a programmable module. USP201307RE44365.
  102. Master,Paul L.; Hogenauer,Eugene; Wu,Bicheng William; Chuang,Dan MingLun; Freeman Benson,Bjorn. Method, system and program for developing and scheduling adaptive integrated circuity and corresponding control or configuration information. USP2009017478031.
  103. Vorbach, Martin; Baumgarte, Volker. Methods and devices for treating and processing data. USP2015079075605.
  104. Vorbach, Martin; Baumgarte, Volker. Methods and devices for treating and processing data. USP2012018099618.
  105. Vorbach, Martin; Baumgarte, Volker. Methods and devices for treating and processing data. USP2012118312301.
  106. Vorbach, Martin. Methods and devices for treating and/or processing data. USP2009087581076.
  107. Rupp,Charle' R.. Multi-scale programmable array. USP2006067062520.
  108. Vorbach, Martin. Parallel task operation in processor and reconfigurable coprocessor configured based on information in link list including termination information for synchronization. USP2009087577822.
  109. Vorbach, Martin; Baumgarte, Volker; Ehlers, Gerd; May, Frank; Nückel, Armin. Pipeline configuration protocol and configuration unit communication. USP2012108301872.
  110. Vorbach, Martin; Baumgarte, Volker; Ehlers, Gerd; May, Frank; Nückel, Armin. Pipeline configuration protocol and configuration unit communication. USP2013068468329.
  111. Vorbach, Martin; Münch, Robert. Process for automatic dynamic reloading of data flow processors (DFPs) and units with two- or three-dimensional programmable cell architectures (FPGAs, DPGAs, and the like). USP2010107822881.
  112. Scheuermann,W. James. Processing architecture for a reconfigurable arithmetic node. USP2008107433909.
  113. Vorbach, Martin. Processor arrangement on a chip including data processing, memory, and interface elements. USP2015059037807.
  114. Vorbach, Martin; Münch, Robert. Processor chip for reconfigurable data processing, for processing numeric and logic operations and including function and interconnection control units. USP2012048156312.
  115. Vorbach, Martin; Nückel, Armin. Processor chip including a plurality of cache elements connected to a plurality of processor cores. USP2012118312200.
  116. Master, Paul L.. Profiling of software and circuit designs utilizing data operation analyses. USP2012098276135.
  117. Callen, Greg S.. Programmable ALU. USP2003046557092.
  118. Arnold, Jeffrey Mark; Banta, Gareld Howard; Johnson, Scott Daniel; Wang, Albert R.. Programmable logic configuration for instruction extensions. USP2009107610475.
  119. Ang,Boon Seong; Schlansker,Michael. Reconfigurable device. USP2006016982570.
  120. Vorbach, Martin. Reconfigurable elements. USP2014048686475.
  121. Vorbach, Martin. Reconfigurable elements. USP2014048686549.
  122. Vorbach, Martin; Baumgarte, Volker. Reconfigurable general purpose processor having time restricted configurations. USP2012108281108.
  123. Arnold, Jeffrey Mark; Banta, Gareld Howard; Johnson, Scott Daniel; Wang, Albert R.. Reconfigurable instruction set computing. USP2005106954845.
  124. Vorbach, Martin. Reconfigurable sequencer structure. USP2009107602214.
  125. Vorbach, Martin. Reconfigurable sequencer structure. USP2014088803552.
  126. Vorbach, Martin. Reconfigurable sequencer structure. USP2012118310274.
  127. Vorbach, Martin. Reconfigurable sequencer structure. USP2010087782087.
  128. Vorbach, Martin; Bretz, Daniel. Router. USP2012068209653.
  129. Vorbach, Martin; Münch, Robert. Runtime configurable arithmetic and logic cell. USP2009077565525.
  130. Master, Paul L.; Murray, Eric; Mehegan, Joseph; Plunkett, Robert Thomas. Secure storage of program code for an embedded system. USP2010097802108.
  131. Kawano, Tetsuo; Furukawa, Hiroshi; Kasama, Ichiro; Imafuku, Kazuaki; Suzuki, Toshiaki. Semiconductor device having an arithmetic unit of a reconfigurable circuit configuration in accordance with stored configuration data and a memory storing fixed value data to be supplied to the arithmetic unit, requiring no data area for storing fixed value data to be set in a configuration memory. USP2009087580963.
  132. Master,Paul L.; Watson,John. Storage and delivery of device features. USP2009027493375.
  133. Jacob,Rojit; Chuang,Dan Minglun. System and method using embedded microprocessor as a node in an adaptable computing machine. USP2009037502915.
  134. Master, Paul L.; Watson, John. System for adapting device standards after manufacture. USP2009107602740.
  135. Master, Paul L.; Watson, John. System for authorizing functionality in adaptable hardware devices. USP201109E042743.
  136. Jones, Anthony Mark; Wasson, Paul M.. System of hardware objects. USP2011017865637.
  137. Gonzalez, Ricardo E.; Wang, Albert R.. Systems and methods for selecting input/output configuration in an integrated circuit. USP2009117613900.
  138. Gonzalez, Ricardo E.; Wang, Albert R.; Banta, Gareld Howard. Systems and methods for software extensible multi-processing. USP2009087581081.
  139. Katragadda, Ramana; Spoltore, Paul; Howard, Ric. Task definition for specifying resource requirements. USP2012018108656.
  140. Arnold,Jeffrey Mark; Banta,Gareld Howard; Johnson,Scott Daniel; Wang,Albert R.. Video processing system with reconfigurable instructions. USP2007107284114.