초록 ▼

An apparatus and method for cache fencing allows programmatic control of the access and duration of stay of selected executables within processor cache. In one example, an instruction set implementing a virtual machine may store each instruction in a single cache line as a compiled, linked loaded im

An apparatus and method for cache fencing allows programmatic control of the access and duration of stay of selected executables within processor cache. In one example, an instruction set implementing a virtual machine may store each instruction in a single cache line as a compiled, linked loaded image. After loading, cache fencing is conducted to prevent the cache from flushing the contents or replacing the contents of any cache line. Typically, in so doing, attributes associated with pages in physical memory are employed. The attributes include an "uncacheable" attribute flag, which is set for the entire contents of physical memory except that containing the selected executables which are intended to remain within cache memory. The attributes may also include page sizing attributes which are utilized to define pages that contain interpreter instructions and pages that do not contain interpreter instructions. The number of pages not containing interpretive instructions are minimized to streamline the operation of setting the uncacheable attribute flags. A fast load may flush the cache and run an application containing the entire instruction set. A pin manager may be hooked into a scheduler in a multi-tasking operating system to load the processor cache and fence and unfence physical memory as rapidly as needed. Thus, the processor cache may be available for general use, except when physical memory is pinned.

대표청구항 ▼

1. An apparatus for programmatically managing a processor cache, the apparatus comprising:a memory device operably connected to a processor and containing executables comprised of instructions; a processor cache operably connected to the memory device to receive and persistently store the instructio

1. An apparatus for programmatically managing a processor cache, the apparatus comprising:a memory device operably connected to a processor and containing executables comprised of instructions; a processor cache operably connected to the memory device to receive and persistently store the instructions under programmatic control; and the processor for executing the instructions, the processor programmed to execute a cache fence effective to control the persistence of the instructions in the processor cache, the cache fence operable to selectively allow instructions denoted as cacheable to be cached and to prevent instructions denoted as non-cacheable from being cached.