$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Suspend/resume capability for a protected mode microprocesser 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G06F-001/00
출원번호 US-0457905 (1995-06-01)
발명자 / 주소
  • Mark J. Foster
  • Saifuddin T. Fakhruddin
  • James L. Walker
  • Matthew B. Mendelow
  • Jiming Sun
  • Rodman S. Brahman
  • Michael P. Krau
  • Brian D. Willoughby
  • Michael D. Maddix
  • Steven L. Belt
출원인 / 주소
  • NEC Corporation JP
대리인 / 주소
    Katten Muchin Zavis
인용정보 피인용 횟수 : 202  인용 특허 : 77

초록

A laptop computer system includes a protected mode microprocessor capable of operating in restricted and unrestricted modes, and an arrangement which in response to a predetermined condition saves information from the processor and then forcibly switches the processor to its unrestricted mode of ope

대표청구항

1. An apparatus comprising:a computer system having a microprocessor capable of operating in a protected mode, a memory and a disk drive, said disk drive including a write only register which receives disk drive configuration data from said computer system, said computer system including a system re

이 특허에 인용된 특허 (77)

  1. Arroyo Ronald X. (Elgin TX) Day Michael N. (Austin TX) Edrington Jimmie D. (Georgetown TX) Hanna James T. (Austin TX) Hunt Gary T. (Austin TX) Pancoast Steven T. (Austin TX), Apparatus and method for suspending and resuming software applications on a computer.
  2. Hanaoka Masaaki (Suwa JPX), Apparatus for providing continuity of operation in a computer.
  3. Carter Robert R. (Cypress TX) Garner Paul M. (The Woodlands TX) Cepulis Darren J. (Houston TX) Boone Carrie (Houston TX), Apparatus for reducing computer system power consumption.
  4. Canova ; Jr. Francis J. (Boynton Beach FL) Katz Neil A. (Parkland FL) Pollitt Richard F. (Jensen Beach FL) Suarez Leopoldo L. (Boca Raton FL) Astarabadi Shaun (Irvine CA) Frank C. William (Irvine CA), Battery operated computer power management system.
  5. Pusic Vladi (San Jose CA) George Benjamin T. (Sunnyvale CA) Smith Monte E. (St. Paul MN) Johnson Craig B. (Shoreview MN), Cache/disk file status indicator with data protection feature.
  6. Tamaki Kazuyoshi (Nagoya JPX), Circuit arrangement for preventing a microcomputer from malfunctioning.
  7. Lies Kenneth A. (Lubbock TX), Clocked logic low power standby mode.
  8. Rose Frederick A. (Rte. 3 ; Box 529 Fort Atkinson WI 53538) DeWitt Christopher P. (Rte. 3 ; Koshkonong Lake Rd. Fort Atkinson WI 53538), Communications management system having multiple power control modes.
  9. Marrington S. Paul (Fyshwick CA AUX) Kiankhooy-Fard Paul (San Diego CA) Zecos P. (Del Mar CA) Rudaw Geoffrey (Nancet NY), Computer power system.
  10. Marrington S. Paul (P.O. Box 34 Fyshwick CA AUX 2609) Kiankhooy-Fard Paul (1165 Archer St. San Diego CA 92109) Zecos Paul (13367 Caminito Mar Villa Del Mar CA) Rudaw Geoffrey (43 Argow Pl. Nanuet NY , Computer power system.
  11. Kaneda Saburo (Yokohama JPX) Murakami Kazuaki (Kawasaki JPX), Computer system for controlling virtual machines.
  12. Nagasawa Kunihiko (Tokyo JPX), Computer system with a back-up power supply.
  13. Kardach James (San Jose CA) Mathews Gregory (Cupertino CA) Nguyen Cau (Milpitas CA) Cho Sung S. (Sunnyvale CA) Sivamani Kameswaran (Sunnyvale CA) Vannier David (Cupertino CA) Wong Shing (Cupertino CA, Computer system with interrupts transparent to its operating system and application programs.
  14. Saito Toshimitsu (Tokyo JPX) Kasashima Masahiko (Tokyo JPX) Konno Toshikazu (Tokyo JPX), Computer unit with a resume function.
  15. Satoh Masaharu (Nara JPX) Hashimoto Sadakatsu (Nara JPX), Control system for multi-processor.
  16. Hillion Herv (Eindhoven NLX), Data processing apparatus with energy saving clocking device.
  17. McAnlis James C. (Bangor GB5) Kumar Kuldip (Gateshead PA GB2) Gould Robert T. M. (Downington PA), Data processor system including data-save controller for protection against loss of volatile memory information during p.
  18. Yanai Moshe (Framingham MA) Vishlitzky Natan (Brookline MA) Alterescu Bruno (Newton MA) Castel Daniel (Framingham MA) Shklarsky Gadi (Brookline MA), Data storage system controlled remote data mirroring with respectively maintained data indices.
  19. Idleman Thomas E. (Santa Clara CA) Koontz Robert S. (Atherton CA) Powers David T. (Morgan Hill CA) Jaffe David H. (Belmont CA) Henson Larry P. (Santa Clara CA) Glider Joseph S. (Palo Alto CA) Gajjar , Disk array system.
  20. Bush Kenneth L. (Cypress TX) Perry Ralph S. (Houston TX), Disk drive activity indicator.
  21. Morehouse James H. (Jamestown CO) Andrews ; Jr. Thomas L. (Boulder CO) Blagaila John H. (Boulder CO) Furay David M. (Boulder CO) Johnson Terry G. (Longmont CO), Disk drive apparatus using dynamic loading/unloading.
  22. Saitou Yosio (Oome JPX), Display panel open/closed detection mechanism, and portable electronic apparatus using the same.
  23. Ahlin, Leo; Kawan, Joseph C., Distributed-intelligence computer system including remotely reconfigurable, telephone-type user terminal.
  24. Swartz Jack S. (San Jose CA), Dual mode actuator for disk drive useful with a portable computer.
  25. Garner Paul M. (The Woodlands TX) Boone Carrie (Houston TX) Cepulis Darren J. (Houston TX), Dynamically configurable portable computer system.
  26. Kimura Toshiyuki (Kawagoe JPX) Yamazaki Youichi (Kawagoe JPX) Nonaka Yoshiya (Kawagoe JPX) Go Yasunao (Kawagoe JPX) Endo Fumio (Kawagoe JPX) Komata Hiroyuki (Kawagoe JPX) Syoji Mitsuo (Kawagoe JPX), Electronic unit operable in conjunction with body unit.
  27. Lubkin David C. (Nashua NH) Robinson Douglas B. (Hollis NH) Chase ; Jr. Robert P. (Newton MA) Leach Paul J. (Winchester MA) McCue ; III Daniel L. (Framingham MA) Leblang David B. (Wayland MA), Heterogenous software configuration management apparatus.
  28. Poret Mark (Mesa AZ) McKinley Jeanne (Chandler AZ), In-circuit emulator.
  29. Suzuki Naoshi (Kanagawa JPX) Uno Shunya (Machida JPX), Information processing system having power saving control of the processor clock.
  30. Little Wendell L. (Carrollton TX), Integrated circuit with watchdog timer and sleep control logic which places IC and watchdog timer into sleep mode.
  31. Yorimoto Yoshikazu (Tokyo JPX) Takahashi Masashi (Tokyo JPX) Hirano Seiji (Tokyo JPX), Integrated-circuit card with active mode and low power mode.
  32. Adams Matthew K. (Dallas TX) Little Wendell L. (Denton TX) Grider Stephen N. (Farmers Branch TX), Interface: interrupt masking with logical sum and product options.
  33. Raasch Charles F. (El Toro CA) Kim Jason S. M. (Los Angeles CA), Internal interrupt controller for a peripheral controller.
  34. James David V. (Palo Alto CA), Interrupt system using masking register in processor for selectively establishing device eligibility to interrupt a part.
  35. Takayama Shigeru (Tokyo JPX), Interruption control circuit.
  36. Bartling James E. (Dallas TX) Little Wendell L. (Denton TX) Deierling Kevin E. (Dallas TX), Isolation gates to permit selective power-downs within a closely-coupled multi-chip system.
  37. Jones Steven W. (Wood Dale IL) Alifen Chandra (Hoffman Estates IL), Line power failure scheme for a gaming device.
  38. Davis Scott H. (Merrimack NH) Goleman William L. (Nashua NH) Thiel David W. (Amherst NH) Bean Robert G. (Colorado Springs CO) Zahrobsky James A. (Colorado Springs CO), Log for selective management of specific address in a shadow storage system.
  39. Cole James F. (Palo Alto CA) McNamara James H. (Santa Cruz CA), Low-power, standby mode computer.
  40. Cole James F. (Palo Alto CA) McNamara James H. (Santa Cruz CA), Low-power, standby mode computer.
  41. Nishimura Kosuke (Yamatokoriyama JPX), Memory contents confirmation.
  42. Belt Steven L. (Stevensville MI) Ruthenbeck Mark A. (Lincoln Township ; Berrien County MI) Foster Mark J. (Lincoln Township ; Berrien County MI) Barnes Brian C. (Benton Township ; Berrien County MI) , Method and apparatus facilitating communication between two keyboards and a single processor.
  43. Fakhruddin Saifuddin T. (St. Joseph MI) Foster Mark J. (Lincoln Township ; Berrien County MI) Hovey Scott A. (St. Joseph MI) Walker James L. (Benton Harbor MI) Vanderheyden Randy J. (St. Joseph Towns, Method and apparatus facilitating use of a hard disk drive in a computer system having suspend/resume capability.
  44. Fakruddin Saifee (St. Joseph MI) Foster Mark J. (Stevensville MI), Method and apparatus for battery-power management using load-compensation monitoring of battery discharge.
  45. Letwin James (Kirkland WA), Method and operating system for executing programs in a multi-mode microprocessor.
  46. Ohashi Yasuhiro (Tokyo JPX), Method and system for controlling resume process in computer unit capable of connecting expansion unit.
  47. Kawamoto Masakazu (Komae JPX), Method of restoring and updating records in a disk cache system during disk drive idle time using start and end addresse.
  48. Watanabe Minoru (Tokyo JPX), Microcomputer which enters sleep mode for a predetermined period of time on response to an activity of an input/output d.
  49. Arroyo Ronald X. (Elgin TX) Hanna James T. (Austin TX), Multi-frequency clock generation with low state coincidence upon latching.
  50. Yurchenco James R. (Palo Alto CA), Multiple independent input peripherals.
  51. Archer Jordan J. (San Jose CA) Deora Ajit J. (San Jose CA) Leung Kent S. (Milpitas CA) Peng Leon (Mountain View CA) Schopmeyer Robert C. (Los Altos CA) Scott David J. (Gilroy CA) Sharma Sanjay (Sunny, Open high speed bus for microcomputer system.
  52. Hirano Takaaki (Nara JPX) Kamuro Setsufumi (Yamatokoriyama JPX) Yamaguchi Akira (Nara JPX) Tanimoto Junichi (Tenri JPX) Okada Mikiro (Nara JPX), Peripheral unit for a microprocessor system.
  53. Hibi Kenji (Tokyo JPX), Personal computer for disabling resume mode upon replacement of HDD.
  54. Hibi Kenji (Tokyo JPX), Personal computer for disabling resume mode upon replacement of HDD.
  55. Kobayashi Takaichi (Itsukaichi JPX), Personal computer having condition indicator.
  56. Murez James D. (Santa Monica CA), Portable computer enclosure.
  57. Fung Henry T. S. (San Jose CA), Power conservation apparatus having multiple power reduction levels dependent upon the activity of the computer system.
  58. Perry Richard A. (Charlotte NC) Stant Vernon L. (Richmond VA), Power conservation in microprocessor controlled devices.
  59. Zato Thomas J. (Palatine IL), Power loss compensation for programmable memory control system.
  60. Smith R. Steven (Saratoga CA) Hanlon Mike S. (San Jose CA) Bailey Robert L. (San Jose CA), Power management for a laptop computer with slow and sleep modes.
  61. Yamasaki Takuma (Tokyo JPX) Saito Yuuichi (Tokyo JPX), Power supply and method for use in a computer system to confirm a save operation of the computer system and to stop a su.
  62. Juzswik David L. (Dearborn Heights MI) Webb Nathaniel (Detroit MI) Floyd William M. (Livonia MI), Power-conserving control system for turning-off the power and the clocking for data transactions upon certain system ina.
  63. Culley Paul R. (Houston TX), Priority arbitration circuit for processor access.
  64. Mori Shosuke (Tokyo JPX), Processor having plural initial loading programs for loading different operating systems.
  65. Watts ; Jr. LaVaughn F. (Temple TX) Wallace Steven J. (Temple TX), Real-time power conservation for portable computers.
  66. Arai Makoto (Tokyo JPX), Resume control system and method for executing resume processing while checking operation mode of CPU.
  67. Niijima Shinji (Tokyo JPX), Single-chip mircocomputer with clock-signal switching function which can disable a high-speed oscillator to reduce power.
  68. Reddy Chandrashekar M. (Santa Clara CA) Hirose Scott D. (San Jose CA) Cho Sung-Soo (Sunnyvale CA) Kardach James P. (San Jose CA) Farrer Steven M. (Santa Clara CA) Roberts Meeling (Fremont CA), Slow memory refresh in a computer with a limited supply of power.
  69. Nocilini, John D.; Sharp, Ronald E.; Cuadra, Emilio J., Stanby mode controller utilizing microprocessor.
  70. Nguyen Au H. (Santa Clara CA) Gollabinnie Aurav R. (San Jose CA), Suspend/resume apparatus and method for reducing power consumption in battery powered computers.
  71. Lee Robert H. J. (Palo Alto CA) Kenny John D. (Sunnyvale CA), Switchable clock circuit for microprocessors to thereby save power.
  72. Howes Ralph E. (Sandy UT) Benson John E. (Salt Lake City UT) Longwell Ruben S. (Provo UT), Terminal configuration manager.
  73. Chang Bo E. (22 Yearling Ct. Rockville MD 20850), Three layered laptop computer.
  74. Kardach James (San Jose CA) Mathews Gregory (Cupertino CA) Nguyen Cau (Milpitas CA) Cho Sung S. (Sunnyvale CA) Sivamani Kameswaran (Sunnyvale CA) Vannier David (Cupertino CA) Wong Shing (Cupertino CA, Transparent system interrupt.
  75. Byrd Kerry (Falls Church VA), Work-saving system for preventing loss in a computer due to power interruption.
  76. Alley Lynn D. (Riverton UT) Alley Stephen W. (Bountiful UT) Sadlier William K. (Salt Lake City UT) Burton Richard A. (Salt Lake City UT), Wrap-around auxiliary keyboard.
  77. Director Dennis (3116 Central St. Evanston IL 60201), Write protect control circuit for computer hard disc systems.

이 특허를 인용한 특허 (202)

  1. Robinson, Scott H.; Espinosa, Gustavo P.; Bennett, Steven M., Accessing private data about the state of a data processing machine from storage that is publicly accessible.
  2. Robinson, Scott H.; Espinosa, Gustavo P.; Bennett, Steven M., Accessing private data about the state of a data processing machine from storage that is publicly accessible.
  3. Robinson, Scott H.; Espinosa, Gustavo P.; Bennett, Steven M., Accessing private data about the state of a data processing machine from storage that is publicly accessible.
  4. Gershenfeld, Neil; Chen, Kailiang; Leu, Jonathan, Analog logic automata.
  5. Liang, Jeremy; Lee, Jin-Shi; Yu, Tsung-Lin, Antivirus stand-alone network or internet appliance and methods therefor.
  6. Graunke, Gary L., Apparatus and method for distributing private keys to an entity with minimal secret, unique information.
  7. Graunke, Gary L., Apparatus and method for distributing private keys to an entity with minimal secret, unique information.
  8. Brickell, Ernest F., Apparatus and method for establishing a secure session with a device without exposing privacy-sensitive information.
  9. Brickell,Ernest F., Apparatus and method for proving the denial of a direct proof signature.
  10. Kozuch,Michael A.; Sutton, II,James A.; Grawrock,David; Neiger,Gilbert; Uhlig,Richard A.; Burgess,Bradley G.; Poisner,David I.; Hall,Clifford D.; Glew,Andy; Smith, III,Lawrence O.; George,Robert, Apparatus and method for unilaterally loading a secure operating system within a multiprocessor environment.
  11. Gershenfeld, Neil; Chen, Kailiang; Dalrymple, David Allen, Asynchronous logic automata.
  12. Grawrock,David W., Attestation using both fixed token and portable token.
  13. Glew,Andrew F.; Sutton,James A.; Smith,Lawrence O.; Grawrock,David W.; Neiger,Gilbert; Kozuch,Michael A., Authenticated code module.
  14. Bonola, Thomas J.; Faasse, Scott P.; Depew, Kevin G.; Harsany, John S., BIOS-based systems and methods of processor power management.
  15. Vorbach, Martin; Baumgarte, Volker; Ehlers, Gerd, Bus systems and reconfiguration methods.
  16. Kommula, Sunanda Lakshmi, Canonical name (CNAME) handling for global server load balancing.
  17. Jeyasingh,Stalinselvaraj; Anderson,Andrew V.; Bennett,Steven M.; Cota Robles,Erik; Kagi,Alain; Neiger,Gilbert; Uhlig,Richard, Chipset support for managing hardware interrupts in a virtual machine system.
  18. Jeyasingh,Stalinselvaraj; Anderson,Andrew V.; Bennett,Steven M.; Cota Robles,Erik; Kagi,Alain; Neiger,Gilbert; Uhlig,Richard, Chipset support for managing hardware interrupts in a virtual machine system.
  19. Vorbach, Martin; Münch, Robert, Circuit having a multidimensional structure of configurable cells that include multi-bit-wide inputs and outputs.
  20. Vorbach, Martin; Nückel, Armin, Configurable logic integrated circuit having a multidimensional structure of configurable elements.
  21. Grawrock,David W., Connecting a virtual token to a physical token.
  22. Ghose, Kanad, Continuous run-time validation of program execution: a practical approach.
  23. Bennett,Steve; Anderson,Andrew V.; Jeyasingh,Stalinselvaraj; Kagi,Alain; Neiger,Gilbert; Uhlig,Richard; Zou,Xiang; Kozuch,Michael A., Control over faults occurring during the operation of guest software in the virtual-machine architecture.
  24. Bennett,Steve; Anderson,Andrew V.; Cota Robles,Erik; Jeyasingh,Stalinselvaraj; Kagi,Alain; Neiger,Gilbert; Uhlig,Richard; Kozuch,Michael A., Control register access virtualization performance improvement in the virtual-machine architecture.
  25. Ellison, Carl M.; Golliver, Roger A.; Herbert, Howard C.; Lin, Derrick C.; McKeen, Francis X.; Neiger, Gilbert; Reneris, Ken; Sutton, James A.; Thakkar, Shreekant S.; Mittal, Millind, Controlling access to multiple memory zones in an isolated execution environment.
  26. Weinberg, Amir; Kholmyansky, Max; Shaya, Yaniv; Cohen, Moshe; Acrich, Yossi, Cooperative software application architecture.
  27. Grawrock,David W., Creation and distribution of a secret value between two devices.
  28. Vorbach, Martin; Thomas, Alexander, Data processing device and method.
  29. Vorbach, Martin; Thomas, Alexander, Data processing device and method.
  30. Vorbach, Martin; Thomas, Alexander, Data processing device and method.
  31. Vorbach, Martin; Becker, Jürgen; Weinhardt, Markus; Baumgarte, Volker; May, Frank, Data processing method and device.
  32. Vorbach, Martin; Becker, Jürgen; Weinhardt, Markus; Baumgarte, Volker; May, Frank, Data processing method and device.
  33. Vorbach, Martin; Münch, Robert, Data processor having disabled cores.
  34. Gil,Myeong Ho, Device for detection of power-off.
  35. Vorbach, Martin, Device including a field having function cells and information providing cells controlled by the function cells.
  36. Yagisawa, Ikuya; Matsunami, Naoto; Mannen, Akihiro; Takamoto, Kenichi, Disk array optimizing the drive operation time.
  37. Yagisawa,Ikuya; Matsunami,Naoto; Mannen,Akihiro; Takamoto,Kenichi, Disk array optimizing the drive operation time.
  38. Joshi, Prajakta S.; Cheung, David Chun Ying, Distributed health check for global server load balancing.
  39. Dusio,Joseph M., Enhanced system management and user assistance through software monitoring.
  40. Ellison,Carl M.; Golliver,Roger A.; Herbert,Howard C.; Lin,Derrick C.; McKeen,Francis X.; Neiger,Gilbert; Reneris,Ken; Sutton,James A.; Thakkar,Shreekant S., File checking using remote signing authority via a network.
  41. Ellison,Carl M.; Golliver,Roger A.; Herbert,Howard C.; Lin,Derrick C.; McKeen,Francis X.; Neiger,Gilbert; Reneris,Ken; Sutton,James A.; Thakkar,Shreekant S.; Mittal,Millind, Generating isolated bus cycles for isolated execution.
  42. Hsu, Ivy Pei-Shan; Cheung, David Chun Ying; Jalan, Rajkumar Ramniranjan, Global server load balancing.
  43. Hsu, Ivy Pei-Shan; Cheung, David Chun-Ying; Jalan, Rajkumar Ramniranjan, Global server load balancing.
  44. Kommula, Sunanda L., Global server load balancing.
  45. Joshi, Prajakta S., Global server load balancing support for private VIP addresses.
  46. Uhlig,Richard; Anderson,Andrew V.; Bennett,Steve; Cota Robles,Erik; Jeyasingh,Stalinselvaraj; Kagi,Alain; Neiger,Gilbert, Handling faults associated with operation of guest software in the virtual-machine architecture.
  47. Vorbach, Martin; May, Frank, Hardware definition method including determining whether to implement a function as hardware or software.
  48. Joshi, Prajakta S., Host-level policies for global server load balancing.
  49. Vorbach, Martin; Münch, Robert, I/O and memory bus system for DFPS and units with two- or multi-dimensional programmable cell architectures.
  50. Vorbach, Martin; Münch, Robert, I/O and memory bus system for DFPS and units with two- or multi-dimensional programmable cell architectures.
  51. Kojima,Tamaki, Information processing apparatus and method.
  52. Hikichi, Atsushi, Information processing apparatus and method of controlling launch thereof.
  53. Hikichi, Atsushi, Information processing apparatus and method of controlling launch thereof.
  54. Vorbach,Martin; M체nch,Robert, Internal bus system for DFPS and units with two-or multi-dimensional programmable cell architectures, for managing large volumes of data with a high interconnection complexity.
  55. Cota-Robles, Eric C.; Glew, Andy; Jeyasingh, Stalinselvaraj; Kagi, Alain; Kozuch, Michael A.; Neiger, Gilbert; Uhlig, Richard, Invalidating translation lookaside buffer entries in a virtual machine (VM) system.
  56. Cota-Robles, Eric C.; Jeyasingh, Stalinselvaraj; Kagi, Alain; Kozuch, Michael A.; Neiger, Gilbert; Uhlig, Richard, Invalidating translation lookaside buffer entries in a virtual machine system.
  57. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens, Logic cell array and bus system.
  58. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens, Logic cell array and bus system.
  59. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens, Logic cell array and bus system.
  60. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens, Logical cell array and bus system.
  61. Sipinski, Gene; Cheng, Steve Han Ngok; Liu, Gang; Liu, Yuan Heng, Low voltage reset determination and operational flow modification for microprocessor-controlled devices.
  62. Ellison,Carl M.; Golliver,Roger A.; Herbert,Howard C.; Lin,Derrick C.; McKeen,Francis X.; Neiger,Gilbert; Reneris,Ken; Sutton,James A.; Thakkar,Shreekant S.; Mittal,Millind, Managing a secure environment using a chipset in isolated execution mode.
  63. Ellison, Carl M.; Golliver, Roger A.; Herbert, Howard C.; Lin, Derrick C.; McKeen, Francis X.; Neiger, Gilbert; Reneris, Ken; Sutton, James A.; Thakkar, Shreekant S.; Mittal, Milland, Managing a secure platform using a hierarchical executive architecture in isolated execution mode.
  64. Ellison, Carl M.; Golliver, Roger A.; Herbert, Howard C.; Lin, Derrick C.; McKeen, Francis X.; Neiger, Gilbert; Reneris, Ken; Sutton, James A.; Thakkar, Shreekant S.; Mittal, Milland, Managing a secure platform using a hierarchical executive architecture in isolated execution mode.
  65. Ellison,Carl M.; Golliver,Roger A.; Herbert,Howard C.; Lin,Derrick C.; McKeen,Francis X.; Neiger,Gilbert; Reneris,Ken; Sutton,James A.; Thakkar,Shreekant S.; Mittal,Millind, Managing accesses in a processor for isolated execution.
  66. Kozuch,Michael; Chou,Stephen; Cota Robles,Erik; Jeyasingh,Stalinselvaraj; Kagi,Alain; Neiger,Gilbert; Schoenberg,Sebastian; Uhlig,Richard, Mechanism for providing power management through virtualization.
  67. Hall, Clifford D.; Campbell, Randolph L., Mechanism for remapping post virtual machine memory pages.
  68. Bennett,Steven M.; Cota Robles,Erik; Jeyasingh,Stalinselvaraj; Neiger,Gilbert; Uhlig,Richard, Mechanism to control hardware interrupt acknowledgement in a virtual machine system.
  69. Fish, Andrew J., Mechanism to determine trust of out-of-band management agents.
  70. McKeen, Francis X.; Smith, Lawrence O.; Chaffin, Benjamin Crawford; Cornaby, Michael P.; Bigbee, Bryant, Mechanism to handle events in a machine with isolated execution.
  71. McKeen, Francis X.; Smith, Lawrence O.; Chaffin, Benjamin Crawford; Cornaby, Michael P.; Bigbee, Bryant, Mechanism to handle events in a machine with isolated execution.
  72. McKeen, Francis X.; Smith, Lawrence O.; Chaffin, Benjamin Crawford; Cornaby, Michael P.; Bigbee, Bryant, Mechanism to handle events in a machine with isolated execution.
  73. McKeen,Francis X.; Reneris,Ken; Grawrock,David W., Mechanism to secure computer output from software attack using isolated execution.
  74. Chaturvedi, Pradeep Kumar; Sahoo, Prasanta Kumar, Mechanisms to secure data on hard reset of device.
  75. Chaturvedi, Pradeep Kumar; Sahoo, Prasanta Kumar, Mechanisms to secure data on hard reset of device.
  76. Chaturvedi, Pradeep Kumar; Sahoo, Prasanta Kumar, Mechanisms to secure data on hard reset of device.
  77. Brickell, Ernest; Graunke, Gary; Stevens, William A.; Vembu, Balaji, Method and apparatus for authenticated, recoverable key distribution with no database secrets.
  78. Lee, Jae-woo; Han, Seung-bong; Kim, Sun-woo, Method and apparatus for booting an image reproduction apparatus.
  79. Poisner,David I.; Grawrock,David W.; Sutton,James A., Method and apparatus for communicating securely with a token.
  80. Cota Robles,Erik; Chou,Stephen; Jeyasingh,Stalinselvaraj; Kagi,Alain; Kozuch,Michael; Neiger,Gilbert; Uhlig,Richard, Method and apparatus for constructing host processor soft devices independent of the host processor operating system.
  81. Bennett, Steven M.; Anderson, Andrew V.; Cota Robles, Erik; Jeyasingh, Stalinselvaraj; Kagi, Alain; Neiger, Gilbert; Uhlig, Richard, Method and apparatus for facilitating recognition of an open event window during operation of guest software in a virtual machine environment.
  82. Bennett, Steven M.; Anderson, Andrew V.; Cota-Robles, Erik; Jeyasingh, Stalinselvaraj; Kagi, Alain; Neiger, Gilbert; Uhlig, Richard, Method and apparatus for facilitating recognition of an open event window during operation of guest software in a virtual machine environment.
  83. Wu, Chia-Chuan, Method and apparatus for integrating personal computer and electronic device functions.
  84. Wu, Chia-Chuan, Method and apparatus for integrating personal computer and electronic device functions.
  85. Kozuch, Michael A.; Sutton, II, James A.; Grawrock, David, Method and apparatus for loading a trustable operating system.
  86. Kozuch, Michael A.; Sutton, II, James A.; Grawrock, David, Method and apparatus for loading a trustable operating system.
  87. Kozuch, Michael A.; Sutton, James A.; Grawrock, David, Method and apparatus for loading a trustable operating system.
  88. Miyazaki, Kiyoshi; Inoue, Kinya; Nishimura, Hiromitu; Tsurusaki, Masaru; Nishinaga, Yoshio, Method and apparatus for maintaining a suspension state after powering down and fully powering down upon expiration of a timer or low battery level.
  89. Oakley, John; Traylor, Kevin; Zoerner, Glen, Method and apparatus for patching code and data residing on a memory.
  90. Anderson, Andrew V.; Kägi, Alain, Method and apparatus for supporting address translation in a virtual machine environment.
  91. Anderson,Andrew V.; K��gi,Alain, Method and apparatus for supporting address translation in a virtual machine environment.
  92. Glew,Andy; Kozuch,Michael A.; Boleyn,Erich S.; Smith, III,Lawrence O.; Neiger,Gilbert; Uhlig,Richard, Method and apparatus for translating guest physical addresses in a virtual machine environment.
  93. Vorbach, Martin; May, Frank; Nuckel, Armin, Method and device for processing data.
  94. Vorbach, Martin; May, Frank; Nuckel, Armin, Method and device for processing data.
  95. Hartung, Frank; Holtmanns, Silke, Method and devices for the control of the usage of content.
  96. Stinus, Jochen; Banzhaf, Monika, Method and system for switching active configuration memory during on-line operation of programmable field mounted device.
  97. Periyasamy, Palanisamy, Method and system for updating an application.
  98. Bajikar, Sundeep M., Method and system to provide a trusted channel within a computer system for a SIM device.
  99. Vorbach, Martin; Munch, Robert, Method for deadlock-free configuration of dataflow processors and modules with a two- or multidimensional programmable cell structure (FPGAs, DPGAs, etc.).
  100. Vorbach, Martin, Method for debugging reconfigurable architectures.
  101. Vorbach, Martin, Method for debugging reconfigurable architectures.
  102. Vorbach, Martin; May, Frank; Nückel, Armin, Method for debugging reconfigurable architectures.
  103. Vorbach,Martin, Method for debugging reconfigurable architectures.
  104. Vorbach,Martin; May,Frank; N체ckel,Armin, Method for debugging reconfigurable architectures.
  105. Vorbach, Martin; Nückel, Armin, Method for interleaving a program over a plurality of cells.
  106. Vorbach, Martin; Nückel, Armin; May, Frank; Weinhardt, Markus; Cardoso, Joao Manuel Paiva, Method for processing data.
  107. Welfeld,Feliks J., Method for re-programming a firmware state machine during execution.
  108. Neiger,Gilbert; Chou,Stephen; Cota Robles,Erik; Jevasingh,Stalinselvaraj; Kagi,Alain; Kozuch,Michael; Uhlig,Richard; Schoenberg,Sebastian, Method for resolving address space conflicts between a virtual machine monitor and a guest operating system.
  109. Neiger,Gilbert; Chou,Stephen; Cota Robles,Erik; Jeyasingh,Stalinselvaraj; Kagi,Alain; Kozuch,Michael; Uhlig,Richard; Schoenberg,Sebastian, Method for resolving address space conflicts between a virtual machine monitor and a guest operating system.
  110. Vorbach, Martin; May, Frank; Nückel, Armin, Method for the translation of programs for reconfigurable architectures.
  111. May,Frank; N?ckel,Armin; Vorbach,Martin, Method for translating programs for reconfigurable architectures.
  112. Plüss, Marcel; Plüss, Peter; Klosa, Klaus Ulrich, Method for writing data and applications into identification media.
  113. Brickell,Ernie F., Method of confirming a secure key exchange.
  114. Vorbach,Martin; M체nch,Robert, Method of hierarchical caching of configuration data having dataflow processors and modules having two-or multidimensional programmable cell structure (FPGAs, DPGAs, etc.).
  115. Vorbach, Martin; Munch, Robert M., Method of self-synchronization of configurable elements of a programmable module.
  116. Vorbach, Martin; Münch, Robert M., Method of self-synchronization of configurable elements of a programmable module.
  117. Vorbach, Martin; Münch, Robert M., Method of self-synchronization of configurable elements of a programmable module.
  118. Vorbach, Martin; Münch, Robert M., Method of self-synchronization of configurable elements of a programmable module.
  119. Vorbach,Martin; M체nch,Robert, Method of self-synchronization of configurable elements of a programmable module.
  120. Vorbach, Martin; M?nch, Robert, Method of self-synchronization of configurable elements of a programmable unit.
  121. Marcotte, Scott Thomas, Method, system and program product for managing the flow of data between senders and receivers of a computing environment.
  122. Moran,Douglas R.; Hall,Clifford D.; Piazza,Thomas A.; Jensen,Richard W., Methods and arrangements to interface memory.
  123. Vorbach, Martin; Baumgarte, Volker, Methods and devices for treating and processing data.
  124. Vorbach, Martin; Baumgarte, Volker, Methods and devices for treating and processing data.
  125. Vorbach, Martin; Baumgarte, Volker, Methods and devices for treating and processing data.
  126. Vorbach,Martin; Baumgarte,Volker, Methods and devices for treating and processing data.
  127. Vorbach, Martin, Methods and devices for treating and/or processing data.
  128. Tatsuno, Isao, Microcomputer and method of operation thereof.
  129. Grawrock,David W., Multi-token seal and unseal.
  130. Vereen,Jerry Darden; Diego,Ronald Howard; Farber,Barry Alan, Optical network terminal with low-power sleep logic that substantially extends the life of the battery after the AC main power supply has been lost.
  131. Vorbach, Martin, Parallel task operation in processor and reconfigurable coprocessor configured based on information in link list including termination information for synchronization.
  132. Vorbach, Martin; Baumgarte, Volker; Ehlers, Gerd; May, Frank; Nückel, Armin, Pipeline configuration protocol and configuration unit communication.
  133. Vorbach, Martin; Baumgarte, Volker; Ehlers, Gerd; May, Frank; Nückel, Armin, Pipeline configuration protocol and configuration unit communication.
  134. Vorbach,Martin; Baumgarte,Volker; Ehlers,Gerd; May,Frank; N체ckel,Armin, Pipeline configuration unit protocols and communication.
  135. Ellison, Carl M.; Sutton, James A., Platform and method for establishing provable identities while maintaining privacy.
  136. Ellison, Carl M.; Sutton, James A., Platform and method for establishing provable identities while maintaining privacy.
  137. Brickell,Ernie F., Platform and method for establishing trust without revealing identity.
  138. Ellison,Carl M.; Golliver,Roger A.; Herbert,Howard C.; Lin,Derrick C.; McKeen,Francis X.; Neiger,Gilbert; Reneris,Ken; Sutton,James A.; Thakkar,Shreekant S.; Mittal,Millind, Platform and method for issuing and certifying a hardware-protected attestation key.
  139. Herbert,Howard C.; Grawrock,David W.; Ellison,Carl M.; Golliver,Roger A.; Lin,Derrick C.; McKeen,Francis X.; Neiger,Gilbert; Reneris,Ken; Sutton,James A.; Thakkar,Shreekant S.; Mittal,Millind, Platform and method for remote attestation of a platform.
  140. Grawrock,David W., Platform and method of creating a secure boot that enforces proper user authentication and enforces hardware configurations.
  141. Moran, Douglas R.; Acharya, Satish; Bogin, Zohar; Galloway, Sean G., Prioritized address decoder.
  142. Vorbach,Martin; M체nch,Robert, Process for automatic dynamic reloading of data flow processors (DFPS) and units with two-or three-dimensional programmable cell architectures (FPGAS, DPGAS, and the like).
  143. Vorbach, Martin; Münch, Robert, Process for automatic dynamic reloading of data flow processors (DFPs) and units with two- or three-dimensional programmable cell architectures (FPGAs, DPGAs, and the like).
  144. Vorbach, Martin, Processor arrangement on a chip including data processing, memory, and interface elements.
  145. Vorbach, Martin; Münch, Robert, Processor chip for reconfigurable data processing, for processing numeric and logic operations and including function and interconnection control units.
  146. Vorbach, Martin; Nückel, Armin, Processor chip including a plurality of cache elements connected to a plurality of processor cores.
  147. Neiger, Gilbert; Chou, Stephen; Cota-Robles, Erik; Jeyasingh, Stalinselvaraj; Kagi, Alain; Kozuch, Michael; Uhlig, Richard, Processor mode for limiting the operation of guest software running on a virtual machine supported by a virtual machine monitor.
  148. Stinus,Jochen; Banzhaf,Monika, Programmable field mounted device.
  149. Poisner, David I., Protected configuration space in a protected environment.
  150. Ellison,Carl M.; Golliver,Roger A.; Herbert,Howard C.; Lin,Derrick C.; McKeen,Francis X.; Neiger,Gilbert; Reneris,Ken; Sutton,James A.; Thakkar,Shreekant S.; Mittal,Millind, Protecting software environment in isolated execution.
  151. Bennett,Steven M.; Anderson,Andrew V.; Cota Robles,Erik; Jeyasingh,Stalinselvaraj; K��gi,Alain; Neiger,Gilbert; Uhlig,Richard; Mondal,Sanjoy K.; Brandt,Jason, Providing support for single stepping a virtual machine in a virtual machine environment.
  152. Uhlig,Richard; Neiger,Gilbert; Cota Robles,Erik; Jeyasingh,Stalinselvaraj; Kagi,Alain; Kozuch,Michael; Bennett,Steven M, Reclaiming existing fields in address translation data structures to extend control over memory accesses.
  153. Vorbach, Martin, Reconfigurable elements.
  154. Vorbach, Martin, Reconfigurable elements.
  155. Vorbach, Martin; Baumgarte, Volker, Reconfigurable general purpose processor having time restricted configurations.
  156. Dalrymple, David Allen; Demaine, Erik; Gershenfeld, Neil; Green, Forrest; Knaian, Ara, Reconfigurable logic automata.
  157. Vorbach,Martin; M?nch,Robert, Reconfigurable multidimensional array processor allowing runtime reconfiguration of selected individual array cells.
  158. Vorbach, Martin, Reconfigurable sequencer structure.
  159. Vorbach, Martin, Reconfigurable sequencer structure.
  160. Vorbach, Martin, Reconfigurable sequencer structure.
  161. Vorbach, Martin, Reconfigurable sequencer structure.
  162. Vorbach,Martin, Reconfigurable sequencer structure.
  163. Devarapalli, Sridhar J., Redundancy support for network address translation (NAT).
  164. Devarapalli, Sridhar J., Redundancy support for network address translation (NAT).
  165. Wood, Matthew D.; Brickell, Ernie, Replacing blinded authentication authority.
  166. Wood, Matthew D.; Brickell, Ernie, Replacing blinded authentication authority.
  167. Ellison, Carl M.; Golliver, Roger A.; Herbert, Howard C.; Lin, Derrick C.; McKeen, Francis X.; Neiger, Gilbert; Sutton, James A.; Thakkar, Shreekant S.; Mittal, Millind; Reneris, Ken, Resetting a processor in an isolated execution environment.
  168. Vorbach, Martin; Bretz, Daniel, Router.
  169. Vorbach,Martin; Bretz,Daniel, Router.
  170. Vorbach,Martin; M?nch,Robert, Run-time reconfiguration method for programmable units.
  171. Vorbach, Martin; Münch, Robert, Runtime configurable arithmetic and logic cell.
  172. Grawrock,David W.; Poisner,David I., Sleep protection.
  173. Joshi, Prajakta S., Smoothing algorithm for round trip time (RTT) measurements.
  174. Joshi, Prajakta Suresh; Kommula, Sunanda Lakshmi, Statistical tracking for global server load balancing.
  175. Neiger,Gilbert; Anderson,Andrew V.; Bennett,Steven M.; Brandt,Jason; Cota Robles,Erik; Jeyasingh,Stalinselvaraj; K채gi,Alain; Mondal,Sanjoy K.; Parthasarathy,Rajesh; Rodgers,Dion; Smith,Lawrence O.; Uhlig,Richard A., Support for nested fault in a virtual machine environment.
  176. Cota Robles,Erik C.; Campbell,Randolph L.; Hall,Clifford D.; Neiger,Gilbert; Uhlig,Richard A., System and method for binding virtual machines to hardware contexts.
  177. Neiger, Gilbert; Bennett, Steven M.; Cota-Robles, Erik; Schoenberg, Sebastian; Hall, Clifford D.; Rodgers, Dion; Smith, Lawrence O.; Anderson, Andrew V.; Uhlig, Richard A.; Kozuch, Michael; Glew, Andy, System and method for controlling switching between VMM and VM using enabling value of VMM timer indicator and VMM timer value having a specified time.
  178. Brickell,Ernie F., System and method for establishing trust without revealing identity.
  179. Brickell,Ernie F., System and method for establishing trust without revealing identity.
  180. Sutton, II, James A.; Grawrock, David W., System and method for execution of a secured environment initialization instruction.
  181. Sutton, II, James A.; Grawrock, David W., System and method for execution of a secured environment initialization instruction.
  182. Sutton, II, James A.; Grawrock, David W., System and method for execution of a secured environment initialization instruction.
  183. Sutton, II, James A.; Grawrock, David W., System and method for execution of a secured environment initialization instruction.
  184. Sutton, II, James A.; Grawrock, David W., System and method for execution of a secured environment initialization instruction.
  185. Sutton, II, James A.; Grawrock, David W., System and method for execution of a secured environment initialization instruction.
  186. Sutton, II, James A.; Grawrock, David W., System and method for execution of a secured environment initialization instruction.
  187. Sutton, II,James A.; Grawrock,David W., System and method for execution of a secured environment initialization instruction.
  188. Sutton, James A; Grawrock, David W, System and method for execution of a secured environment initialization instruction.
  189. Grawrock,David W.; Sutton, II,James A., System and method for resetting a platform configuration register.
  190. Yang, Ping; Gopalan, Kartik, System and method for security and privacy aware virtual machine checkpointing.
  191. Yang, Ping; Gopalan, Kartik, System and method for security and privacy aware virtual machine checkpointing.
  192. Ghose, Kanad, System and method for validating program execution at run-time.
  193. Bennett, Steven M.; Neiger, Gilbert; Anderson, Andrew V., Timer offsetting mechanism in a virtual machine environment.
  194. Cota Robles,Erik; Schoenberg,Sebastian; Jeyasingh,Stalinselvaraj; Kagi,Alain; Kozuch,Michael; Neiger,Gilbert; Uhlig,Richard, Tracking operating system process and thread execution and virtual machine execution in hardware or in a virtual machine monitor.
  195. Grawrock, David, Trusted platform module for generating sealed data.
  196. Poisner,David I., Trusted system clock.
  197. Ardis, Mark Alan; Olsen, Robert Gregg; Pontrelli, Paul Mitchell, Uniform configuration controller for replicated component systems.
  198. Neiger,Gilbert; Bennett,Steven M.; K��gi,Alain; Jeyasingh,Stalinselvaraj; Anderson,Andrew V.; Uhlig,Richard; Cota Robles,Erik; Rodgers,Scott; Smith,Lawrence, Use of multiple virtual machine monitors to handle privileged events.
  199. Grawrock,David W.; Sutton, II,James A., Validation of inclusion of a platform within a data center.
  200. Bennett,Steven M.; Anderson,Andrew V.; Jeyasingh,Stalinselvaraj; Kagi,Alain; Neiger,Gilbert; Uhlig,Richard; Kozuch,Michael; Smith,Lawrence; Rodgers,Scott, Vectoring an interrupt or exception upon resuming operation of a virtual machine.
  201. Neiger, Gilbert; Chou, Stephen; Cota-Robles, Erik; Jeyasingh, Stalinselvaraj; Kagi, Alain; Kozuch, Michael; Uhlig, Richard; Schoenberg, Sebastian, Virtual translation lookaside buffer.
  202. Neiger,Gilbert; Chou,Stephen; Cota Robles,Erik; Jeyasingh,Stalinselvaraj; Kagi,Alain; Kozuch,Michael; Uhlig,Richard; Schoenberg,Sebastian, Virtual translation lookaside buffer.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로