$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Method to clean substrate and improve photoresist profile 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G03F-007/00
출원번호 US-0141902 (1998-08-28)
발명자 / 주소
  • Ravi Iyer
  • Ardavan Niroomand
출원인 / 주소
  • Micron Technology, Inc.
대리인 / 주소
    Dickstein Shapiro Morin & Oshinsky LLP
인용정보 피인용 횟수 : 35  인용 특허 : 9

초록

A method for reducing defects in the profiles of chemically amplified photoresists used in deep ultraviolet (DUV) and laser lithography. Chemically amplified resists are typically highly sensitive to nitrogen-bearing surface contaminants, and photoresist layers formed on contaminated surfaces exhibi

대표청구항

1. A method of forming a patterned photoresist layer on a semiconductor wafer comprising the steps of:providing a semiconductor wafer having a silicon substrate and a first layer formed over said substrate; forming an anti-reflective coating over said first layer; exposing said anti-reflective coati

이 특허에 인용된 특허 (9)

  1. Azuma Tsukasa ; Ohiwa Tokuhisa ; Matsuda Tetsuo ; Dobuzinsky David M. ; Okumura Katsuya, Fabrication process using a thin resist.
  2. Schulz Peter (Wappingers Falls NY), Method for reducing metal contamination of silicon wafers during semiconductor manufacturing.
  3. Dohmen Frank T. M.,NLX ; Elmendorff Gunter J.,DEX ; Lavrijsen Theodorus M.,NLX, Method of manufacturing a semiconductor device.
  4. Muller Richard S. (Kensington CA) Fan Longsheng (Berkeley CA) Tai Yu C. (Albany CA), Micro motors and method for their fabrication.
  5. Muller Richard S. (Kensington CA) Fan Longsheng (Berkeley CA) Tai Yu C. (Albany CA), Micromechanical elements and methods for their fabrication.
  6. Azuma Tsukasa,JPX ; Narita Masaki,JPX ; Okumura Katsuya,JPX, Pattern forming method.
  7. Andrascek Ernst (Munich DT) Hadersbeck Hans (Munich DT), Process for improving the solderability of electric circuit boards.
  8. Fleming ; Jr. Marshall J. (Underhill VT) Syverson William A. (Colchester VT) White Eric J. (Essex Junction VT), Reduction of foreign particulate matter on semiconductor wafers.
  9. Dobson Jesse C. (Oakland CA), Sulfuric acid reprocessor.

이 특허를 인용한 특허 (35)

  1. Mellies, Raimund; Boerner, Marc; Arnóld, Lucia; Barko, Andrea; Rhein, Rudolf, Composition for the removal of sidewall residues.
  2. Mellies,Raimund; Boerner,Marc; Arnold,Lucia; Barko,Andrea; Rhein,Rudolf, Composition for the removing of sidewall residues.
  3. Cooper, Emanuel; Cissell, Julie; Zhou, Renjie; Korzenski, Michael B.; Totir, George G.; Khojasteh, Mahmoud, Low pH mixtures for the removal of high density implanted resist.
  4. McFadden, Erika Lee; Roth, Ronald Charles; Wesneski, Lisa Ann, Method for contaminant removal.
  5. An,Ju Jin; Lee,Soo Woong, Method for manufacturing a semiconductor device.
  6. Ye, Jianhui; Chooi, Simon; See, Alex, Method for obtaining clean silicon surfaces for semiconductor manufacturing.
  7. Basceri,Cem, Method of forming conductive metal silicides by reaction of metal with silicon.
  8. Hung, Chia-Chien, Method of reducing surface residual defect.
  9. Yang, Baorui, Method to recover the exposure sensitivity of chemically amplified resins from post coat delay effect.
  10. Yang, Baorui, Method to recover the exposure sensitivity of chemically amplified resins from post coat delay effect.
  11. Yang,Baorui, Method to recover the exposure sensitivity of chemically amplified resins from post coat delay effect.
  12. Yang,Baorui, Method to recover the exposure sensitivity of chemically amplified resins from post coat delay effect.
  13. Yang,Baorui, Method to recover the exposure sensitivity of chemically amplified resins from post coat delay effect.
  14. Sandhu,Gurtej S.; Blalock,Guy T., Methods of forming a reaction product and methods of forming a conductive metal silicide by reaction of metal with silicon.
  15. Sandhu,Gurtej S.; Blalock,Guy T., Methods of forming a reaction product and methods of forming a conductive metal silicide by reaction of metal with silicon.
  16. Basceri, Cem; Sandhu, Gurtej S.; Manning, H. Montgomery, Methods of forming conductive contacts to source/drain regions and methods of forming local interconnects.
  17. Basceri, Cem; Sandhu, Gurtej S.; Manning, H. Montgomery, Methods of forming conductive contacts to source/drain regions and methods of forming local interconnects.
  18. Basceri,Cem; Sandhu,Gurtej S.; Manning,H. Montgomery, Methods of forming conductive contacts to source/drain regions and methods of forming local interconnects.
  19. Basceri,Cem, Methods of forming conductive material silicides by reaction of metal with silicon.
  20. Derderian, Garo J.; Basceri, Cem, Methods of forming conductive metal silicides by reaction of metal with silicon.
  21. Blalock,Guy T.; Sandhu,Gurtej S.; Daley,Jon P., Methods of forming patterned photoresist layers over semiconductor substrates.
  22. Daley, Jon P., Methods of forming patterned photoresist layers over semiconductor substrates.
  23. Daley, Jon P., Methods of forming patterned photoresist layers over semiconductor substrates.
  24. Daley,Jon P., Methods of forming patterned photoresist layers over semiconductor substrates.
  25. Kim,Myung Ho; Lee,Shi Ho; Yang,Young Chul; Yang,Ku Min, Nanocomposite blend composition having super barrier property.
  26. Takeishi, Tomoyuki; Kato, Hirokazu; Ito, Shinichi, Pattern forming method and manufacturing method of semiconductor device.
  27. Takeishi, Tomoyuki; Kato, Hirokazu; Ito, Shinichi, Pattern forming method and manufacturing method of semiconductor device.
  28. Takeishi, Tomoyuki; Kato, Hirokazu; Ito, Shinichi, Pattern forming method and manufacturing method of semiconductor device.
  29. Takeishi, Tomoyuki; Kato, Hirokazu; Ito, Shinichi, Pattern forming method and manufacturing method of semiconductor device.
  30. Takeishi, Tomoyuki; Kato, Hirokazu; Ito, Shinichi, Pattern forming method and manufacturing method of semiconductor device.
  31. Devilbiss,Alan D.; Derbenwick,Gary F., Rectifier utilizing a grounded antenna.
  32. Yates,Donald L., Semiconductor processing patterning methods.
  33. Derderian,Garo J.; Basceri,Cem, Semiconductor substrate.
  34. Osawa, Atsushi; Tanaka, Masato; Nagami, Shuzo, Substrate treating method and apparatus.
  35. Subramanian, Ramkumar; Singh, Bhanwar; Amblard, Gilles, Surface treatment with an acidic composition to prevent substrate and environmental contamination.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로