$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Microelectronic device package with an integral window

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-023/02
출원번호 US-0571335 (2000-05-16)
발명자 / 주소
  • Kenneth A. Peterson
  • Robert D. Watson
출원인 / 주소
  • Sandia Corporation
대리인 / 주소
    Robert D. Watson
인용정보 피인용 횟수 : 179  인용 특허 : 21

초록

An apparatus for packaging of microelectronic devices, including an integral window. The microelectronic device can be a semiconductor chip, a CCD chip, a CMOS chip, a VCSEL chip, a laser diode, a MEMS device, or a IMEMS device. The package can include a cofired ceramic frame or body. The package ca

대표청구항

1. A package having an integral window for packaging at least one microelectronic device, comprising:a first electrically insulating plate comprising a multilayered material having a first surface, an opposing second surface, and a first aperture disposed through said first plate; an electrically co

이 특허에 인용된 특허 (21)

  1. Chun Heung S. (Seoul KRX), Charge coupled device package with glass lid.
  2. Nagano Tuyosi (Tokyo JPX), Chip carrier for optical device.
  3. Kellam Mark D. ; Berry Michele J., Encapsulated micro-relay modules and methods of fabricating same.
  4. Fuchs Dieter (Landshut DEX), Flatpack for hermetic encapsulation of piezoelectric components.
  5. Shen Ming-Tung (No. 60 ; Lane 328 ; Li-Shan St. Nei-Hu Dist. ; Taipei City TWX), Integrated circuit chip including superimposed upper and lower printed circuit boards.
  6. Polinski ; Sr. Paul W. (Dana Point CA), Low temperature cofired ceramic packages for microwave and millimeter wave gallium arsenide integrated circuits.
  7. Rudolphi Kjell (Ektorp SEX), Method and device for cleaning a sloping or vertical surface on an optical element.
  8. Kaldenberg Peter Jacobus,NLX, Method for encapsulating an integrated circuit having a window.
  9. Glenn Thomas P., Mounting having an aperture cover with adhesive locking feature for flip chip optical integrated circuit device.
  10. Hatta Muneo (Itami JPX), Package for a light-responsive semiconductor chip.
  11. Hur Ki-Rok,KRX, Package for solid state image sensing device and method for manufacturing thereof.
  12. Bigler Robert R. (Moorestown NJ) Goldfarb Samuel (Princeton NJ), Package for solid state image sensors.
  13. Kinsman Larry (Boise ID), Packaging means for a semiconductor die having particular shelf structure.
  14. Nemoto Kazuhiko,JPX ; Matsuda Osamu,JPX ; Kobayashi Toshimasa,JPX ; Doi Masato,JPX, Semiconductor light-emitting device package and method of manufacturing the same.
  15. Young William Ronald ; Rivoli Anthony L., Silicon-glass bonded wafers.
  16. Farnworth Warren M. ; Wood Alan G. ; Brooks Mike, Stacked semiconductor package and method of fabrication.
  17. Ko, Jun S., Structure of charged coupled device.
  18. Warren Robert W., Top of die chip-on-board encapsulation.
  19. Bone Robert (Laguna Niguel CA) Vora Kirti (Irvine CA), Vertical IC chip stack with discrete chip carriers formed from dielectric tape.
  20. Kanouff Michael P. ; Ray-Chaudhuri Avijit K., Wafer chamber having a gas curtain for extreme-UV lithography.
  21. Wang Shih-Ping (Los Altos CA), X-ray tube having scintillator-photocathode segments aligned with phosphor segments of its display screen.

이 특허를 인용한 특허 (179)

  1. Chikenji,Akihito; Nouaze,Veronique; Yamate,Tsutomu; Terabayashi,Toru; Sugimoto,Tsutomu, Apparatus for downhole fluids analysis utilizing micro electro mechanical system (MEMS) or other sensors.
  2. Patterson, Janet, Apparatus for shielding integrated circuit devices.
  3. Patterson, Janet, Apparatus for shielding integrated circuit devices.
  4. Lee, Jin-Yuan; Huang, Ching-Cheng; Lin, Mou-Shiung, Chip package.
  5. Lin, Mou-Shiung; Lee, Jin-Yuan; Huang, Ching-Cheng, Chip package with die and substrate.
  6. Shyue Fong Quek MY; Ying Keung Leung SG; Sang Yee Loong SG; Ting Cheong Ang SG, Chip scale packaging with multi-layer flip chip arrangement and ball grid array interconnection.
  7. Nakajima, Takao, Circuit mounting method, circuit mounted board, and semiconductor device.
  8. Crisp, Richard Dewitt; Haba, Belgacem; Zohni, Wael, Co-support circuit panel and microelectronic packages.
  9. Crisp, Richard Dewitt; Haba, Belgacem; Zohni, Wael, Co-support component and microelectronic assembly.
  10. Crisp, Richard Dewitt; Haba, Belgacem; Zohni, Wael, Co-support for XFD packaging.
  11. Crisp, Richard Dewitt; Haba, Belgacem; Zohni, Wael, Co-support for XFD packaging.
  12. Crisp, Richard Dewitt; Haba, Belgacem; Zohni, Wael, Co-support module and microelectronic assembly.
  13. Crisp, Richard Dewitt; Haba, Belgacem; Zohni, Wael, Co-support system and microelectronic assembly.
  14. Sun, Zhuowen; Chen, Yong, Compact microelectronic assembly having reduced spacing between controller and memory packages.
  15. Crisp, Richard Dewitt; Haba, Belgacem; Zohni, Wael, De-skewed multi-die packages.
  16. Crisp, Richard Dewitt; Haba, Belgacem; Zohni, Wael, Deskewed multi-die packages.
  17. Sun, Zhuowen; Chen, Yong; Bang, Kyong-Mo, Die stacking techniques in BGA memory package for small footprint CPU and memory motherboard design.
  18. Blaszczak,Stephan; Reiss,Martin, Electronic component and panel and method for producing the same.
  19. Agrawal, Gaurav; Booker, Jesse W.; Sosh, Christopher E., Electronic component package.
  20. Agrawal,Gaurav; Booker,Jesse W.; Sosh,Christopher E., Electronic component package.
  21. Higashi,Mitsutoshi, Electronic devices and its production methods.
  22. Ono, Koji, Electronic part and its manufacturing method.
  23. Jacobson,Rena Y.; Gupta,Tapan K.; Fisher, III,John S.; Curbean,Andrea, Fabrication of LTCC T/R modules with multiple cavities and an integrated ceramic ring frame.
  24. Pike,Randy T., Fabrication process for embedding optical band gap structures in a low temperature co-fired ceramic substrate.
  25. Conn, Robert O., Fiber optic field programmable gate array integrated circuit packaging.
  26. Conn, Robert O., Fiber optic integrated circuit package using micromirrors.
  27. Derderian, James M., Flip-chip image sensor packages and methods of fabricating the same.
  28. Su, Jun, Flip-chip opto-electronic circuit.
  29. Wood, Alan G.; Kirby, Kyle K.; Farnworth, Warren M.; Akram, Salman, Frame structure and semiconductor attach process for use therewith for fabrication of image sensor packages and the like, and resulting packages.
  30. Crane, Jr.,Stanford W.; Jeon,Myoung Soo; Doty,Matthew E., Hermetic seal.
  31. Martin, John R.; Harney, Kieran H., Hermetic seals for large optical packages and the like.
  32. Malone, Kevin; Mollenkopf, Christine; Yorks, Jason; Thompson, Lance; Mynatt, Blake; Stiehl, Mark; Abidi, Tess; Dean, William Kit; Arnold, Robert A.; Adams, Richard J.; Jarriel, Jr., George W.; Isaacs, High speed optical subassembly with ceramic carrier.
  33. Malone,Kevin; Mollenkopf,Christine; Yorks,Jason; Thompson,Lance; Mynatt,Blake; Stiehl,Mark; Abidi,Tess; Dean,William Kit; Arnold,Robert A.; Adams,Richard J.; Jarriel, Jr.,George W.; Isaacson,Dale, High speed optical subassembly with ceramic carrier.
  34. Sun, Zhuowen; Chen, Yong; Bang, Kyong-Mo, High-bandwidth memory application with controlled impedance loading.
  35. Sun, Zhuowen; Chen, Yong; Bang, Kyong-Mo, High-bandwidth memory application with controlled impedance loading.
  36. Wood, Alan G.; Kirby, Kyle K.; Farnworth, Warren M.; Akram, Salman, Image sensor packages and frame structure thereof.
  37. John R. Martin ; Richard H. Morrison, Jr., In-situ cap and method of fabricating same for an integrated circuit device.
  38. Martin, John R.; Morrison, Jr., Richard H., In-situ cap and method of fabricating same for an integrated circuit device.
  39. Cole, Barrett E., Infrared detector packaged with improved antireflection element.
  40. Cole, Barrett E., Infrared detector packaged with improved antireflection element.
  41. Lee,Han Sheng; Chilcott,Dan W.; Logsdon,James H., Infrared sensor package.
  42. Lee, Jin-Yaun; Lin, Mou-Shiung; Huang, Ching-Cheng, Integrated chip package structure using ceramic substrate and method of manufacturing the same.
  43. Lin, Mou-Shiung; Lee, Jin-Yuan; Huang, Ching-Cheng, Integrated chip package structure using organic substrate and method of manufacturing the same.
  44. Lin, Mou-Shiung; Lee, Jin-Yuan; Huang, Ching-Cheng, Integrated chip package structure using silicon substrate and method of manufacturing the same.
  45. Katkar, Rajesh; Mirkarimi, Laura Wills; Sitaram, Arkalgud R.; Woychik, Charles G., Integrated circuit assemblies with reinforcement frames, and methods of manufacture.
  46. Katkar, Rajesh; Mirkarimi, Laura Wills; Sitaram, Arkalgud; Woychik, Charles G., Integrated circuit assemblies with reinforcement frames, and methods of manufacture.
  47. Bathan, Henry Descalzo; Camacho, Zigmund Ramirez; Tay, Lionel Chien Hui; Dahilig, Frederick Rodriguez, Integrated circuit package system with device cavity.
  48. Shen, Hong; Woychik, Charles G.; Sitaram, Arkalgud R., Integrated circuits protected by substrates with cavities, and methods of manufacture.
  49. Shen, Hong; Woychik, Charles G.; Sitaram, Arkalgud R.; Gao, Guilian, Integrated interposer solutions for 2D and 3D IC packaging.
  50. Shen, Hong; Woychik, Charles G.; Sitaram, Arkalgud R.; Gao, Guilian, Integrated interposer solutions for 2D and 3D IC packaging.
  51. Sterrett, Terry Lee; Harries, Richard J., Interconnection designs and materials having improved strength and fatigue life.
  52. Sterrett, Terry Lee; Harries, Richard J., Interconnection designs and materials having improved strength and fatigue life.
  53. Sterrett,Terry Lee; Harries,Richard J., Interconnection designs and materials having improved strength and fatigue life.
  54. Shen, Hong; Wang, Liang; Katkar, Rajesh, Interposers with circuit modules encapsulated by moldable material in a cavity, and methods of fabrication.
  55. Shen, Hong; Wang, Liang; Katkar, Rajesh, Interposers with circuit modules encapsulated by moldable material in a cavity, and methods of fabrication.
  56. Subrahmanyan,Ravi; Spires,Jeffrey W., Jitter and wander reduction apparatus.
  57. Boon,Suan Jeung; Chia,Yong Poo; Neo,Yong Loo; Chua,Swee Kwang; Low,Siu Waf, Leadless packaging for image sensor devices.
  58. Boon,Suan Jeung; Chia,Yong Poo; Neo,Yong Loo; Chua,Swee Kwang; Low,Siu Waf, Leadless packaging for image sensor devices and methods of assembly.
  59. Christenson,John C.; Rich,David B., Leak detection method and micro-machined device assembly.
  60. Mori, Ryuuji, Lid body, package, and electronic apparatus.
  61. Park, Ho Joon; Hwang, Woong Lin; Choi, Seog Moon; Lee, Sung Jun; Choi, Sang Hyun; Lim, Chang Hyun, Light emitting diode package and fabrication method thereof.
  62. Johari-Galle, Houri; Judy, Michael W., MEMS device with stress relief structures.
  63. Chu, Chia-Hua; Cheng, Chun-Wen; Lee, Te-Hao; Lin, Chung-Hsien, MEMS devices and fabrication methods thereof.
  64. Chu, Chia-Hua; Cheng, Chun-Wen; Lee, Te-Hao; Lin, Chung-Hsien, MEMS devices and fabrication methods thereof.
  65. Chu, Chia-Hua; Cheng, Chun-Wen; Lee, Te-Hao; Lin, Chung-Hsien, MEMS devices and fabrication methods thereof.
  66. Liang, Kai-Chih; Chu, Chia-Hua; Lee, Te-Hao; Lee, Jiou-Kang; Lin, Chung-Hsien, MEMS devices and methods of forming same.
  67. Liang, Kai-Chih; Chu, Chia-Hua; Lee, Te-Hao; Lee, Jiou-Kang; Lin, Chung-Hsien, MEMS devices and methods of forming same.
  68. Liang, Kai-Chih; Chu, Chia-Hua; Lee, Te-Hao; Lee, Jiou-Kang; Lin, Chung-Hsien, MEMS devices and methods of forming same.
  69. Okojie, Robert S., MEMS direct chip attach packaging methodologies and apparatuses for harsh environments.
  70. Okojie, Robert S., MEMS direct chip attach packaging methodologies and apparatuses for harsh environments.
  71. Taft,William Joseph; Katz,Allen; Silverman,George Arthur; SooHoo,Wing Joseph; Jacomb Hood,Anthony; Matyas,Gerard Joseph, MEMS reflectarray antenna for satellite applications.
  72. Wang, Liang; Shen, Hong; Katkar, Rajesh, Making electrical components in handle wafers of integrated circuit packages.
  73. Wang, Liang; Shen, Hong; Katkar, Rajesh, Making electrical components in handle wafers of integrated circuit packages.
  74. Wang, Liang; Shen, Hong; Katkar, Rajesh, Making electrical components in handle wafers of integrated circuit packages.
  75. Wang, Liang; Shen, Hong; Katkar, Rajesh, Making electrical components in handle wafers of integrated circuit packages.
  76. Wang, Liang; Shen, Hong; Katkar, Rajesh, Making electrical components in handle wafers of integrated circuit packages.
  77. Wang, Liang; Katkar, Rajesh; Shen, Hong; Uzoh, Cyprian Emeka, Making multilayer 3D capacitors using arrays of upstanding rods or ridges.
  78. Wang, Liang; Katkar, Rajesh; Shen, Hong; Uzoh, Cyprian Emeka, Making multilayer 3D capacitors using arrays of upstanding rods or ridges.
  79. Kaanta, Bradley C.; Jia, Kemiao, Mechanically isolated MEMS device.
  80. Haba, Belgacem; Zohni, Wael; Crisp, Richard Dewitt; Mohammed, Ilyas, Memory module in a package.
  81. Haba, Belgacem; Zohni, Wael; Crisp, Richard Dewitt; Mohammed, Ilyas, Memory module in a package.
  82. Haba, Belgacem; Zohni, Wael; Crisp, Richard Dewitt; Mohammed, Ilyas, Memory module in a package.
  83. Haba, Belgacem; Zohni, Wael; Crisp, Richard Dewitt; Mohammed, Ilyas, Memory module in a package.
  84. Tracy, David H., Method and apparatus for quantitating surface-binding optical resonance profiles.
  85. Yang, Xiao; Chen, Dongmin, Method and system for hermetically sealing packages for optics.
  86. Miles, Mark W.; Sampsell, Jeffrey B., Method and system for packaging a MEMS device.
  87. Miles,Mark W.; Sampsell,Jeffrey B.; Palmateer,Lauren; Arbuckle,Brian W.; Floyd,Philip D., Method and system for packaging a MEMS device.
  88. Lee, Jin-Yuan; Lin, Mou-Shiung; Huang, Ching-Cheng, Method for fabricating chip package with die and substrate.
  89. Leib, Juergen; Yamamoto, Hidefumi, Method for packaging electronic devices and integrated circuits.
  90. Patterson,Janet, Method for shielding integrated circuit devices.
  91. Lee, Jin-Yuan; Huang, Ching-Cheng; Lin, Mou-Shiung, Method of fabricating chip package.
  92. Berry,Cynthia W.; Bailey,Alex E.; Fisher,Robert; Gupta,Tapan K.; Brosey,Daniel; Smalley,Steve M.; Thomas,William A., Method of forming one or more base structures on an LTCC cofired module.
  93. Nagasaka,Kimio; Kikushima,Masayuki, Method of manufacturing optical module.
  94. Derderian, James, Methods of manufacturing imaging device packages.
  95. Chen, Chien-Hua; Craig, David M.; Haluzak, Charles C., Micro electrical mechanical system.
  96. Chen,Chien Hua; Craig,David M.; Haluzak,Charles C., Micro electrical mechanical system.
  97. Tarn, Terry, Microelectromechanical device packages with integral heaters.
  98. Tarn,Terry, Microelectromechanical device packages with integral heaters.
  99. Shen, Hong; Wang, Liang; Katkar, Rajesh; Woychik, Charles G.; Gao, Guilian, Microelectronic assemblies with cavities, and methods of fabrication.
  100. Shen, Hong; Wang, Liang; Katkar, Rajesh; Woychik, Charles G.; Gao, Guilian, Microelectronic assemblies with cavities, and methods of fabrication.
  101. Shen, Hong; Woychik, Charles G.; Sitaram, Arkalgud R., Microelectronic assemblies with integrated circuits and interposers with cavities, and methods of manufacture.
  102. Shen, Hong; Woychik, Charles G.; Sitaram, Arkalgud R., Microelectronic assemblies with integrated circuits and interposers with cavities, and methods of manufacture.
  103. Crisp, Richard Dewitt; Zohni, Wael; Haba, Belgacem; Lambrecht, Frank, Microelectronic assembly including memory packages connected to circuit panel, the memory packages having stub minimization for wirebond assemblies without windows.
  104. Crisp, Richard Dewitt; Zohni, Wael; Haba, Belgacem; Lambrecht, Frank, Microelectronic assembly with opposing microelectronic packages each having terminals with signal assignments that mirror each other with respect to a central axis.
  105. Eldridge, Jerome M.; Farrar, Paul A., Microelectronic device package filled with liquid or pressurized gas and associated method of manufacture.
  106. Eldridge, Jerome M.; Farrar, Paul A., Microelectronic device package filled with liquid or pressurized gas and associated method of manufacture.
  107. Eldridge, Jerome M.; Farrar, Paul A., Microelectronic device package with conductive elements and associated method of manufacture.
  108. Eldridge, Jerome M.; Farrar, Paul A., Microelectronic device with package with conductive elements and associated method of manufacture.
  109. Crisp, Richard Dewitt; Zohni, Wael; Haba, Belgacem; Lambrecht, Frank, Microelectronic package having at least two microelectronic elements that are horizontally spaced apart from each other.
  110. Crisp, Richard Dewitt; Zohni, Wael; Haba, Belgacem; Lambrecht, Frank, Microelectronic package having stub minimization using symmetrically-positioned duplicate sets of terminals for wirebond assemblies without windows.
  111. Crisp, Richard Dewitt; Zohni, Wael; Haba, Belgacem; Lambrecht, Frank, Microelectronic package including microelectronic elements having stub minimization for wirebond assemblies without windows.
  112. Crisp, Richard Dewitt; Zohni, Wael; Haba, Belgacem; Lambrecht, Frank, Microelectronic packaging without wirebonds to package substrate having terminals with signal assignments that mirror each other with respect to a central axis.
  113. Schwindt, Peter; Biedermann, Grant; Blain, Matthew G.; Stick, Daniel L.; Serkland, Darwin K.; Olsson, III, Roy H., Microfabricated ion frequency standard.
  114. Tao, Su; Yee, Kuo-Chung; Kao, Jen-Chieh; Chen, Chih-Lung; Liau, Hsing-Jung, Microsystem package structure.
  115. Harazono, Fumikazu; Takade, Yoshiharu, Miniaturized, resin-sealed solid state imaging apparatus.
  116. Miyashita,Mamoru; Ohta,Hiroki, Multilayer wiring board, method of mounting components, and image pick-up device.
  117. Tu, Hsiu Wen; Hsin, Chung-Hsien; Chen, Jina-Ru, Optical package structure.
  118. Yuan, Bin; Baney, Doug, Optical packaging assembly including a hermetically sealed optical device housing and method of making the same.
  119. Camacho, Zigmund R.; Bathan, Henry D.; Tay, Lionel Chien Hui; Trasporto, Arnel Senosa, Optical semiconductor device having pre-molded leadframe with window and method therefor.
  120. Tarn,Terry, Packaging method for microstructure and semiconductor devices.
  121. Glenn, Thomas P.; Webster, Steven; Hollaway, Roy Dale, Pre-drilled image sensor package fabrication method.
  122. Higashi, Mitsutoshi, Production methods of electronic devices.
  123. Addington, Cary G.; Whittington, Shell Elaine; Mardilovich, Peter; Wren, William, Seal of fluid port.
  124. Sekimoto,Emiko, Semiconductor device and package for containing semiconductor element.
  125. Chow, Seng Guan; Huang, Rui; Kuan, Heap Hoe, Semiconductor package system with cavity substrate and manufacturing method therefor.
  126. Lin, Mou-Shiung; Lee, Jin-Yuan; Huang, Ching-Cheng, Semiconductor package with interconnect layers.
  127. Foster, Donald Craig, Shielded package having shield lid.
  128. Crisp, Richard Dewitt; Chen, Yong; Haba, Belgacem; Zohni, Wael; Sun, Zhuowen, Single package dual channel memory with co-support.
  129. Crisp, Richard Dewitt; Chen, Yong; Haba, Belgacem; Zohni, Wael; Sun, Zhuowen, Single package dual channel memory with co-support.
  130. Pommer, Richard; Kuznia, Charles B.; Le, Tri Q.; Hagen, Richard T.; Reedy, Ronald E.; Cable, James S.; Albares, Donald J.; Miscione, Mark, Small-scale optoelectronic package.
  131. Wataya, Yukinobu, Solid image-pickup device with flexible circuit substrate.
  132. Wataya, Yukinobu, Solid image-pickup device with flexible circuit substrate.
  133. Wataya, Yukinobu, Solid image-pickup device with flexible circuit substrate.
  134. Wataya, Yukinobu, Solid image-pickup device with through hole passing through substrate.
  135. Harazono, Fumikazu, Solid-state imaging apparatus and manufacturing method thereof.
  136. Harazono,Fumikazu, Solid-state imaging apparatus and manufacturing method thereof.
  137. Harazono,Fumikazu, Solid-state imaging apparatus and manufacturing method thereof.
  138. Kobayashi, Hiroya; Muramatsu, Masaharu, Solid-state imaging device.
  139. Martin,John R.; Karpman,Maurice; Felton,Lawrence E., Static dissipation treatments for optical package windows.
  140. Martin,John R.; Karpman,Maurice; Felton,Lawrence E., Static dissipation treatments for optical package windows.
  141. Zhang, Xin; Judy, Michael W.; Molnar, George M.; Needham, Christopher; Jia, Kemiao, Stress isolation platform for MEMS devices.
  142. Zhang, Xin; Judy, Michael; Chau, Kevin H. L.; Kuan, Nelson; Spooner, Timothy; Paydenkar, Chetan; Farrell, Peter, Stress mitigation in packaged microchips.
  143. Lee, Jin-Yuan; Huang, Ching-Cheng; Lin, Mou-Shiung, Structure and manufacturing method of chip scale package.
  144. Lee, Jin-Yuan; Huang, Ching-Cheng; Lin, Mou-Shiung, Structure and manufacturing method of chip scale package.
  145. Crisp, Richard Dewitt; Zohni, Wael; Haba, Belgacem; Lambrecht, Frank, Stub minimization for assemblies without wirebonds to package substrate.
  146. Crisp, Richard Dewitt; Zohni, Wael; Haba, Belgacem; Lambrecht, Frank, Stub minimization for assemblies without wirebonds to package substrate.
  147. Crisp, Richard Dewitt; Zohni, Wael; Haba, Belgacem; Lambrecht, Frank, Stub minimization for assemblies without wirebonds to package substrate.
  148. Crisp, Richard Dewitt; Zohni, Wael; Haba, Belgacem; Lambrecht, Frank, Stub minimization for assemblies without wirebonds to package substrate.
  149. Crisp, Richard Dewitt; Zohni, Wael; Haba, Belgacem; Lambrecht, Frank, Stub minimization for assemblies without wirebonds to package substrate.
  150. Crisp, Richard Dewitt; Zohni, Wael; Haba, Belgacem; Lambrecht, Frank, Stub minimization for multi-die wirebond assemblies with orthogonal windows.
  151. Crisp, Richard Dewitt; Zohni, Wael; Haba, Belgacem; Lambrecht, Frank, Stub minimization for multi-die wirebond assemblies with orthogonal windows.
  152. Crisp, Richard Dewitt; Zohni, Wael; Haba, Belgacem; Lambrecht, Frank, Stub minimization for multi-die wirebond assemblies with parallel windows.
  153. Crisp, Richard Dewitt; Zohni, Wael; Haba, Belgacem; Lambrecht, Frank, Stub minimization for multi-die wirebond assemblies with parallel windows.
  154. Crisp, Richard Dewitt; Zohni, Wael; Haba, Belgacem; Lambrecht, Frank, Stub minimization for multi-die wirebond assemblies with parallel windows.
  155. Crisp, Richard Dewitt; Zohni, Wael; Haba, Belgacem; Lambrecht, Frank, Stub minimization for multi-die wirebond assemblies with parallel windows.
  156. Crisp, Richard Dewitt; Zohni, Wael; Haba, Belgacem; Lambrecht, Frank, Stub minimization for multi-die wirebond assemblies with parallel windows.
  157. Crisp, Richard Dewitt; Zohni, Wael; Haba, Belgacem; Lambrecht, Frank, Stub minimization for wirebond assemblies without windows.
  158. Crisp, Richard Dewitt; Zohni, Wael; Haba, Belgacem; Lambrecht, Frank, Stub minimization for wirebond assemblies without windows.
  159. Crisp, Richard Dewitt; Zohni, Wael; Haba, Belgacem; Lambrecht, Frank, Stub minimization for wirebond assemblies without windows.
  160. Crisp, Richard Dewitt; Zohni, Wael; Haba, Belgacem; Lambrecht, Frank, Stub minimization using duplicate sets of signal terminals.
  161. Crisp, Richard Dewitt; Zohni, Wael; Haba, Belgacem; Lambrecht, Frank, Stub minimization using duplicate sets of signal terminals.
  162. Crisp, Richard Dewitt; Zohni, Wael; Haba, Belgacem; Lambrecht, Frank, Stub minimization using duplicate sets of signal terminals.
  163. Crisp, Richard Dewitt; Zohni, Wael; Haba, Belgacem; Lambrecht, Frank, Stub minimization using duplicate sets of signal terminals having modulo-x symmetry in assemblies without wirebonds to package substrate.
  164. Crisp, Richard Dewitt; Zohni, Wael; Haba, Belgacem; Lambrecht, Frank, Stub minimization using duplicate sets of signal terminals in assemblies without wirebonds to package substrate.
  165. Crisp, Richard Dewitt; Zohni, Wael; Haba, Belgacem; Lambrecht, Frank, Stub minimization using duplicate sets of signal terminals in assemblies without wirebonds to package substrate.
  166. Crisp, Richard Dewitt; Zohni, Wael; Haba, Belgacem; Lambrecht, Frank, Stub minimization using duplicate sets of signal terminals in assemblies without wirebonds to package substrate.
  167. Crisp, Richard Dewitt; Zohni, Wael; Haba, Belgacem; Lambrecht, Frank, Stub minimization using duplicate sets of terminals for wirebond assemblies without windows.
  168. Crisp, Richard Dewitt; Zohni, Wael; Haba, Belgacem; Lambrecht, Frank, Stub minimization using duplicate sets of terminals for wirebond assemblies without windows.
  169. Crisp, Richard Dewitt; Zohni, Wael; Haba, Belgacem; Lambrecht, Frank, Stub minimization using duplicate sets of terminals for wirebond assemblies without windows.
  170. Crisp, Richard Dewitt; Zohni, Wael; Haba, Belgacem; Lambrecht, Frank, Stub minimization using duplicate sets of terminals having modulo-x symmetry for wirebond assemblies without windows.
  171. Crisp, Richard Dewitt; Zohni, Wael, Stub minimization with terminal grids offset from center of package.
  172. Crisp, Richard Dewitt; Zohni, Wael, Stub minimization with terminal grids offset from center of package.
  173. Logsdon, James H.; Chavan, Abhijeet V.; Borzabadi, Hamid R., Surface-mount package for an optical sensing device and method of manufacture.
  174. Yang, Xiao; Chen, Dongmin, System for hermetically sealing packages for optics.
  175. Lin, Wei-Feng; Huang, Chi-Chih; Li, En-Chi, System-in-package image sensor.
  176. Lin, Wei-Feng; Huang, Chi-Chih; Li, En-Chi, System-in-package image sensor.
  177. Sun, Zhuowen; Bang, Kyong-Mo; Haba, Belgacem; Zohni, Wael, TFD I/O partition for high-speed, high-density applications.
  178. Sun, Zhuowen; Bang, Kyong-Mo; Haba, Belgacem; Zohni, Wael, TFD I/O partition for high-speed, high-density applications.
  179. Bregante, Raymond S.; Shaffer, Tony; Mellen, K. Scott; Ross, Richard J., Use of diverse materials in air-cavity packaging of electronic devices.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트