$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Programmable, reconfigurable DSP implementation of a Reed-Solomon encoder/decoder 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H03M-013/15
출원번호 US-0464061 (1999-12-15)
발명자 / 주소
  • Tod D. Wolf
출원인 / 주소
  • Texas Instruments Incorporated
대리인 / 주소
    Robert D. Marshall, Jr.
인용정보 피인용 횟수 : 89  인용 특허 : 2

초록

A programmable, reconfigurable Reed-Solomon encoder/decoder allows for flexible reprogramming of encoders and decoders for a variety of applications. The standard Reed-Solomon parameters of the Galois Field order, the primitive polynomial, the number of symbols for each codeword of the transmitted a

대표청구항

1. A Reed-Solomon encoder/decoder apparatus comprising:a decoder setup block having a first writable register storing decode a Galois field order and a second writable register storing an indication of a decode primitive polynomial; a decoder block receiving Reed-Solomon coded input data and connect

이 특허에 인용된 특허 (2)

  1. Vaccaro John J. (Westford MA) Eastman Willard L. (Lexington MA) Hopkinson Thomas M. (Woburn MA), Programmable systolic BCH decoder.
  2. Lahmeyer Charles R. (Temple City CA), Reed-Solomon decoder.

이 특허를 인용한 특허 (89)

  1. Ramchandran, Amit, Adaptable datapath for a digital processing system.
  2. Ramchandran, Amit, Adaptable datapath for a digital processing system.
  3. Ramchandran, Amit, Adaptable datapath for a digital processing system.
  4. Ramchandran, Amit, Adaptable datapath for a digital processing system.
  5. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter J., Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
  6. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter J., Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
  7. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James, Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
  8. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James, Adaptive integrated circuitry with heterogenous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
  9. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James, Adaptive processor for performing an operation with simple and complex units each comprising configurably interconnected heterogeneous elements.
  10. Master, Paul L.; Uvacek, Bohumir, Apparatus and method for adaptive multimedia reception and transmission in communication environments.
  11. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements.
  12. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements.
  13. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements.
  14. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, system and method for configuration of adaptive integrated circuitry having fixed, application specific computational elements.
  15. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, system and method for configuration of adaptive integrated circuitry having heterogeneous computational elements.
  16. Simkins, James M.; Young, Steven P.; Wong, Jennifer; New, Bernard J.; Ching, Alvin Y., Applications of cascading DSP slices.
  17. Ching, Alvin Y.; Wong, Jennifer; New, Bernard J.; Simkins, James M.; Thendean, John M.; Wong, Anna Wing Wah; Vadi, Vasisht Mantra, Architectural floorplan for a digital signal processing circuit.
  18. Simkins,James M.; Young,Steven P.; Wong,Jennifer; New,Bernard J.; Ching,Alvin Y., Arithmetic circuit with multiplexed addend inputs.
  19. Wong, Anna Wing Wah; Wong, Jennifer; New, Bernard J.; Ching, Alvin Y.; Thendean, John M.; Simkins, James M.; Vadi, Vasisht Mantra; Schultz, David P., Arithmetic logic unit circuit.
  20. Thurston,Andrew J., Automatic generation of hardware description language code for complex polynomial functions.
  21. Thurston,Andrew J., BCH forward error correction decoder.
  22. Anholt, Micha, Chien search using multiple basis representation.
  23. Heidari, Ghobad; Chang, Kuor Hsin; Master, Paul L.; Hogenauer, Eugene B.; Scheuermann, Walter James, Communications module, device, and method for implementing a system acquisition function.
  24. Anholt, Micha, Configurable encoder for cyclic error correction codes.
  25. Master, Paul L.; Watson, John, Configurable hardware based digital imaging apparatus.
  26. Scheuermann, W. James; Hogenauer, Eugene B., Control node for multi-core system.
  27. Anholt, Micha; Shalvi, Ofir, Decoding of error correction code using partial bit inversion.
  28. New, Bernard J.; Vadi, Vasisht Mantra; Wong, Jennifer; Ching, Alvin Y.; Thendean, John M.; Wong, Anna Wing Wah; Simkins, James M., Digital signal processing block having a wide multiplexer.
  29. Simkins, James M.; Wong, Jennifer; New, Bernard J.; Ching, Alvin Y.; Thendean, John M.; Wong, Anna Wing Wah; Vadi, Vasisht Mantra, Digital signal processing circuit having a SIMD circuit.
  30. Vadi, Vasisht Mantra; Wong, Jennifer; New, Bernard J.; Ching, Alvin Y.; Thendean, John M.; Wong, Anna Wing Wah; Simkins, James M., Digital signal processing circuit having a pattern circuit for determining termination conditions.
  31. Vadi, Vasisht Mantra; Wong, Jennifer; New, Bernard J.; Ching, Alvin Y.; Thendean, John M.; Wong, Anna Wing Wah; Simkins, James M., Digital signal processing circuit having a pattern detector circuit.
  32. New, Bernard J.; Wong, Jennifer; Simkins, James M.; Ching, Alvin Y.; Thendean, John M.; Wong, Anna Wing Wah; Vadi, Vasisht Mantra, Digital signal processing circuit having a pattern detector circuit for convergent rounding.
  33. Simkins, James M.; Thendean, John M.; Vadi, Vasisht Mantra; New, Bernard J.; Wong, Jennifer; Wong, Anna Wing Wah; Ching, Alvin Y., Digital signal processing circuit having a pre-adder circuit.
  34. Thendean, John M.; Wong, Jennifer; New, Bernard J.; Ching, Alvin Y.; Simkins, James M.; Wong, Anna Wing Wah; Vadi, Vasisht Mantra, Digital signal processing circuit having an adder circuit with carry-outs.
  35. Simkins, James M.; Wong, Jennifer; New, Bernard J.; Ching, Alvin Y.; Thendean, John M.; Wong, Anna Wing Wah; Vadi, Vasisht Mantra, Digital signal processing circuit having input register blocks.
  36. Simkins, James M.; Wong, Jennifer; New, Bernard J.; Ching, Alvin Y.; Thendean, John M.; Wong, Anna Wing Wah; Vadi, Vasisht Mantra; Schultz, David P., Digital signal processing element having an arithmetic logic unit.
  37. Anholt, Micha; Sommer, Naftali; Dar, Ronen; Perlmutter, Uri; Inbar, Tal, Dual ECC decoder.
  38. Anholt, Micha; Sommer, Naftali; Inbar, Tal, Efficient LDPC codes.
  39. Lee,Heng Kuan, Error correction code circuit with reduced hardware complexity.
  40. Lehman,Thomas F., Error detection and correction method.
  41. Duschatko,Douglas E.; Thurston,Andrew J., Error insertion circuit for SONET forward error correction.
  42. Furtek, Frederick Curtis; Master, Paul L., External memory controller.
  43. Furtek, Frederick Curtis; Master, Paul L., External memory controller node.
  44. Furtek, Fredrick Curtis; Master, Paul L., External memory controller node.
  45. Furtek, Fredrick Curtis; Master, Paul L., External memory controller node.
  46. Sommer, Naftali; Teitel, Moti; Anholt, Micha, GLDPC soft decoding with hard decision inputs.
  47. Thurston,Andrew J., Galois field multiply accumulator.
  48. Dotson, Gary Dan, Group shifting and level shifting rotational arbiter system.
  49. Scheuermann,Walter James, Hardware implementation of the secure hash standard.
  50. Scheuermann, W. James; Hogenauer, Eugene B., Hardware task manager.
  51. Scheuermann, W. James; Hogenauer, Eugene B., Hardware task manager.
  52. Scheuermann, W. James; Hogenauer, Eugene B., Hardware task manager.
  53. Scheuermann, W. James; Hogenauer, Eugene B., Hardware task manager.
  54. Anholt, Micha; Sommer, Naftali; Semo, Gil; Inbar, Tal, High-performance ECC decoder.
  55. Piret,Philippe; Le Bars,Philippe; Lehobey,Frederic, Information encoding by shortened Reed-Solomon codes.
  56. Iancu,Daniel; Ye,Hua; Glossner,John, Iterative concatenated convolutional Reed-Solomon decoding method.
  57. Sambhwani, Sharad; Heidari, Ghobad, Low I/O bandwidth method and system for implementing detection and identification of scrambling codes.
  58. Sambhwani, Sharad; Heidari, Ghobad, Low I/O bandwidth method and system for implementing detection and identification of scrambling codes.
  59. Sambhwani,Sharad; Heidari,Ghobad, Low I/O bandwidth method and system for implementing detection and identification of scrambling codes.
  60. Langner, Paul, Method and apparatus for N+1 packet level mesh protection.
  61. Zak,Robert C.; Jackson,Christopher J., Method and device for off-loading message digest calculations.
  62. Master, Paul L., Method and system for achieving individualized protected space in an operating system.
  63. Master, Paul L., Method and system for creating and programming an adaptive computing engine.
  64. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
  65. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
  66. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
  67. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
  68. Scheuermann, W. James, Method and system for reconfigurable channel coding.
  69. Scheuermann, W. James, Method and system for reconfigurable channel coding.
  70. Scheuermann, W. James, Method and system for reconfigurable channel coding.
  71. Scheuermann, W. James, Method and system for reconfigurable channel coding.
  72. Scheuermann, W. James, Method and system for reconfigurable channel coding.
  73. Wendling, Xavier; Simkins, James M., Method of and circuit for implementing a filter in an integrated circuit.
  74. Master,Paul L.; Hogenauer,Eugene; Wu,Bicheng William; Chuang,Dan MingLun; Freeman Benson,Bjorn, Method, system and program for developing and scheduling adaptive integrated circuity and corresponding control or configuration information.
  75. Feng, Weishi, Optimized Reed-Solomon decoder.
  76. Feng, Weishi, Optimized reed-solomon decoder.
  77. Langhammer, Martin; Rumbolt, Chuck, Parallel low and asymmetric rate Reed Solomon coding.
  78. Master, Paul L., Profiling of software and circuit designs utilizing data operation analyses.
  79. Simkins, James M.; Young, Steven P.; Wong, Jennifer; New, Bernard J.; Ching, Alvin Y., Programmable device with dynamic DSP architecture.
  80. Dotson, Gary Dan, Programmable error checking value circuit and method.
  81. Jung,Joon Young; Kwon,O Hyung; Lee,Soo In, Programmable error correcting device.
  82. Simkins,James M.; Young,Steven P.; Wong,Jennifer; New,Bernard J.; Ching,Alvin Y., Programmable logic device with cascading DSP slices.
  83. Simkins,James M.; Young,Steven P.; Wong,Jennifer; New,Bernard J.; Ching,Alvin Y., Programmable logic device with pipelined DSP slices.
  84. Tang, Heng; Au, Fred Siu-Hung; Burd, Gregory; Wu, Zining, RS codec architecture that combines a compact encoder and serial BMA.
  85. Bernath, Brett A.; Brooks, John M., Single clock cycle CRC engine.
  86. Master,Paul L.; Watson,John, Storage and delivery of device features.
  87. Master, Paul L.; Watson, John, System for adapting device standards after manufacture.
  88. Master, Paul L.; Watson, John, System for authorizing functionality in adaptable hardware devices.
  89. Katragadda, Ramana; Spoltore, Paul; Howard, Ric, Task definition for specifying resource requirements.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로