$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Integrated multi-function adapters using standard interfaces through single a access point 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G06F-013/14
  • G06F-013/20
출원번호 US-0209968 (1998-12-10)
발명자 / 주소
  • David John Smith
  • Frederick Kim Yu
출원인 / 주소
  • Cisco Technology, Inc.
대리인 / 주소
    Cesari and McKenn, LLP
인용정보 피인용 횟수 : 63  인용 특허 : 46

초록

Methods and systems are provided for communicating to multiple functions on a single adapter device over an external communications bus, where the external communications bus is configured so as to allow only a single access point to the external communications bus for each adapter device. Communica

대표청구항

1. A method of communicating to multiple functions on a single adapter device over an external communications bus, wherein the external communications bus is configured so as to allow only a single access point to the external communications bus for each adapter device, the method comprising:providi

이 특허에 인용된 특허 (46)

  1. Alcorn Barry A. (Ft. Collins CO), Active distributed programmable line termination for in-circuit automatic test receivers.
  2. Fukuda Yasuo (Higashimurayama JPX) Arai Michio (Kawasaki JPX) Yamamoto Hidemi (Kunitachi JPX), Address generating system.
  3. Ruhland Walter (Anhausen DEX) Lin Eric H. M. (Taipei TWX), Apparatus and method for covering interface openings in a computer housing.
  4. Radloff Timothy (Austin TX), Apparatus for retention of computer expansion cards and filler panels.
  5. Burk John L. (Poughkeepsie NY) Cormier Roger L. (Pleasant Valley NY) Hartung Michael H. (Tucson AZ) Larner Ray A. (Georgetown TX) Lucas Donald J. (Poughkeepsie NY) Lynch Kenneth R. (Rhinebeck NY) Moo, Block transfers of information in data processing networks.
  6. Feightner Rick (West Linn OR), Bracket apparatus for securing personal computer add-on cards.
  7. Chen Chih-Liang (Briarcliff NY) Dennard Robert H. (Peekskill NY) Hanafi Hussein I. (Goldens Bridge NY), CMOS off-chip driver with reduced signal swing and reduced power supply disturbance.
  8. Holt George T. (Austin TX), Captive latch mechanism for use with an expansion card cage in a personal computer.
  9. Noschese Rocco J. (Wilton CT), Card edge connector with combined shielding and voltage drain protection.
  10. Baugh Charles R. (Lincroft NJ) Smith Robert M. (Holmdel NJ), Communication line interface for controlling data information having differing transmission characteristics.
  11. Bosen Robert J. (Spanish Fork UT), Computer intercommunication system.
  12. Lam Tai-Seng (Taipei TWX), Computer interface card mounting device.
  13. Berggren Christina E. (Appalachin NY) Kozuh Frank T. (Oswego NY), Computer system having different communications facilities and data transfer processes between different computers.
  14. Pecone Victor K. (Austin TX) Smith Russell C. (Pflugerville TX) Lory Jay R. (Austin TX), Computer system modular add-in daughter card for an adapter card which also functions as an independent add-in card.
  15. Cranston ; III William Vincent ; Hood Robert Allen ; Yentz Frederick Charles ; Basco Jose Platon, Computer with modular removable card cage.
  16. Donaldson Darrel D. (Lancaster MA) Dame Roger A. (West Brookfield MA) Nikel Ronald E. (Ithaca NY), Data bus using open drain drivers and differential receivers together with distributed termination impedances.
  17. Worsley Debra J. (Vista CA) Rangan Geetha N. K. (Sunnyvale CA) Edem Brian C. (San Jose CA) Evans Michael S. (San Jose CA), Data communication network with management port for isochronous switch.
  18. Farrell Joseph K. (Boca Raton FL) Gordon Jeffrey S. (Centreville VA) Kuhl Daniel C. (Delray Beach FL) Lee Timothy V. (Boca Raton FL), Data link controller with autonomous in tandem pipeline circuit elements relative to network channels for transferring m.
  19. Hanatsuka Mitsuhiro (Yokohama JPX), Database management system and method of extending system functions.
  20. Ferchau Joerg U. (Morgan Hill CA) Kotyuk Kenneth A. (Morgan Hill CA) Diaz Randall J. (Gilroy CA), Electronic assembly with improved grounding and EMI shielding.
  21. Liu Chang-Chi ; Su Ming-Chang,TWX ; Lee Jung-Yu,TWX, Expandable integrated circuit multiport repeater controller with multiple media independent interfaces and mixed media.
  22. Lee Sang-Jin,KRX, Expansion board mounting structure for computers.
  23. Benson Matthew C. ; Gagnon Kenneth D., Hinged front panel assembly for circuit cards.
  24. Quackenbush William L. ; Naegeli Charles J. ; Tsiang David J. ; Chapman John T. ; Lee Glenn, Hot plug port adapter with separate PCI local bus and auxiliary bus.
  25. Gabara Thaddeus J. (North Whitehall Township ; Lehigh County PA), Integrated circuit buffer with improved drive capability.
  26. Lee Guiy Shing,TWX, Interface card positioning device.
  27. Moore Wayne T. (Safety Harbor FL), Interleaved synchronous bus access protocol for a shared memory multi-processor system.
  28. Lo William (Santa Clara CA), Media attachment unit management interface.
  29. Shafir Haim ; Feuerstraeter Mark T., Method and apparatus for integrating repeater management, media access control, and bridging functions.
  30. Movall Paul Edward ; Graham Charles Scott ; Lambeth Shawn M. ; Moertl Daniel Frank, Method and system for remote function control and delegation within multifunction bus supported devices.
  31. Wallach Walter August ; Khalili Mehrdad ; Mahalingam Mallikarjunan ; Reed John M., Method for hot swapping a programmable adapter by using a programmable processor to selectively disabling and enabling power thereto upon receiving respective control signals.
  32. Ernst Theodore R. (Sugar Land TX), Method for optimizing data streams containing two-byte characters.
  33. Wells ; III William M. (3243 Sunset Blvd. West Columbia SC 29169), Modular backplane assemblies for computers.
  34. Raje Prasad A. (Fremont CA), Output drivers in high frequency circuits.
  35. Carney James M. (Pepperell MA) Desilets Dave (Hopkinton MA) Willis Clifford (Tracy CA) Winick Alan Lee (San Jose CA) Chiodo Christopher E. (Andover MA), PCI expansion card retainer clip.
  36. Patel Hitesh N. (8610 Causeway Houston TX 77083) Hohl Jakob H. (10249 E. Placita Cresta Feliz Tucson AZ 85749) Palusinski Olgierd A. (Dept. of ECE ; Univ. of Arizona Tucson AZ 85719), Self adjusting CMOS transmission line driver.
  37. Miyaji Fumio (Kanagawa JPX) Matsushita Takeshi (Kanagawa JPX), Semiconductor memory device with high speed transmission of address signals between a predecoder and a main decoder.
  38. Smithson Stephen D. (Redwood City CA) Hare William R. (San Jose CA), Single connector attachment drive sled assembly having light pipe coupled to a rail.
  39. Radloff Timothy (Austin TX) Garrett Robert (Austin TX), Snap-in resilient emi grounding clip apparatus for computer structures.
  40. Kippenhan B. William (Raleigh NC) Maholick Andrew W. (Raleigh NC), Structured fields at a data stream boundary for delimiting files.
  41. Brusati Peter V. (Hayward CA) Griffin J. Dewey (Milpitas CA) Sakazaki Derek J. (Redwood City CA), Supportive guide for circuit-card grounding including tracks having staggered protrusions at the proximal end of the tra.
  42. Nordstrom Gregory Michael ; Moertl Daniel Frank ; Sand Thomas Rembert, System for determining adapter interrupt status where interrupt is sent to host after operating status stored in register is shadowed to host memory.
  43. Lipp Robert J. (15881 Rose Ave. Los Gatos CA 95030), System for interconnecting VLSI circuits with transmission line characteristics.
  44. Harper Thomas A. (Sugarland TX) Harper Carol R. (Sugarland TX), System for optimizing data transmission associated with addressable-buffer devices.
  45. Wiles ; Jr. Philip V. (Houston TX) Harper Thomas A. (Sugarland TX) Harper Carol R. (Sugarland TX), System for supporting an ERASE INPUT key with input suppression in a system for optimizing data transmission associated.
  46. Furman Anatol (Jericho VT), Zero power transmission line terminator.

이 특허를 인용한 특허 (63)

  1. Keels, Kenneth G.; Carlson, Jeff M.; Hausauer, Brian S.; Maguire, David J., Apparatus and method for in-line insertion and removal of markers.
  2. Keels, Kenneth G.; Carlson, Jeff M.; Hausauer, Brian S.; Maguire, David J., Apparatus and method for in-line insertion and removal of markers.
  3. Keels, Kenneth G.; Carlson, Jeff M.; Hausauer, Brian S.; Maguire, David J., Apparatus and method for in-line insertion and removal of markers.
  4. Hausauer, Brian S.; Gross, Tristan T.; Keels, Kenneth G.; Wandler, Shaun V., Apparatus and method for packet transmission over a high speed network supporting remote direct memory access operations.
  5. Keels, Kenneth G.; Hausauer, Brian S.; Makhervaks, Vadim G.; Schneider, Eric Jon, Apparatus and method for stateless CRC calculation.
  6. Craddock, David; Gregg, Thomas A.; Lais, Eric N., Associating input/output device requests with memory associated with a logical partition.
  7. Bedwell, Ryan D.; Cruz, Arnold R.; Vaglica, John J.; Moyer, William C., Communication steering for use in a multi-master shared resource system.
  8. Cruz,Arnaldo R.; Vaglica,John J.; Moyer,William C.; Nguyen,Tuongvu V., Communication steering for use in a multi-master shared resource system.
  9. Bayer, Gerd K.; Glendening, Beth A.; Gregg, Thomas A.; Jung, Michael; Nass, Elke G.; Szwed, Peter K., Connected input/output hub management.
  10. Bayer, Gerd K.; Glendening, Beth A.; Gregg, Thomas A.; Jung, Michael; Nass, Elke G.; Szwed, Peter K., Connected input/output hub management.
  11. Belmar, Brenton F.; Craddock, David; Easton, Janet R.; Farrell, Mark S.; Gregg, Thomas A.; Osisek, Damian L.; Schmidt, Donald W.; Sittmann, III, Gustav E.; Tarcza, Richard P., Controlling a rate at which adapter interruption requests are processed.
  12. Craddock, David; Farrell, Mark S.; Glendening, Beth A.; Gregg, Thomas A.; Greiner, Dan F., Controlling access by a configuration to an adapter function.
  13. Craddock, David; Farrell, Mark S.; Glendening, Beth A.; Gregg, Thomas A.; Greiner, Dan F.; Sittmann, III, Gustav E.; Szwed, Peter K., Controlling the selectively setting of operational parameters for an adapter.
  14. Craddock, David; Farrell, Mark S.; Glendening, Beth A.; Gregg, Thomas A.; Greiner, Dan F.; Sittmann, III, Gustav E.; Szwed, Peter K., Controlling the selectively setting of operational parameters for an adapter.
  15. Craddock, David; Easton, Janet R.; Farrell, Mark S.; Gregg, Thomas A.; Lais, Eric N.; Sittmann, III, Gustav E., Converting a message signaled interruption into an I/O adapter event notification.
  16. Craddock, David; Easton, Janet R.; Farrell, Mark S.; Gregg, Thomas A.; Lais, Eric N.; Sittmann, III, Gustav E., Converting a message signaled interruption into an I/O adapter event notification.
  17. Brice, Jr., Frank W.; Craddock, David; Easton, Janet R.; Farrell, Mark S.; Gregg, Thomas A.; Osisek, Damian L.; Sittmann, III, Gustav E., Converting a message signaled interruption into an I/O adapter event notification to a guest operating system.
  18. Brice, Jr., Frank W.; Craddock, David; Easton, Janet R.; Farrell, Mark S.; Gregg, Thomas A.; Osisek, Damian L.; Sittmann, III, Gustav E., Converting a message signaled interruption into an I/O adapter event notification to a guest operating system.
  19. Coneski, Anthony F.; Craddock, David; Gainey, Jr., Charles W.; Glendening, Beth A.; Gregg, Thomas A.; Njoku, Ugochukwu C., Discovery by operating system of information relating to adapter functions accessible to the operating system.
  20. Coneski, Anthony F.; Craddock, David; Farrell, Mark S.; Gainey, Jr., Charles W.; Glendening, Beth A.; Gregg, Thomas A.; Greiner, Dan F.; Njoku, Ugochukwu C., Enable/disable adapters of a computing environment.
  21. Craddock, David; Farrell, Mark S.; Gregg, Thomas A.; Greiner, Dan F.; Osisek, Damian L.; Sittmann, III, Gustav E., Guest access to address spaces of adapter.
  22. Craddock, David; Easton, Janet R.; Farrell, Mark S.; Gregg, Thomas A.; Osisek, Damian L.; Schmidt, Donald W.; Sittmann, III, Gustav E., Identification of types of sources of adapter interruptions.
  23. Gregg, Thomas A.; Craddock, David F.; Lais, Eric N., Input/output (I/O) expansion response processing in a peripheral component interconnect express (PCIE) environment.
  24. Gregg, Thomas A.; Craddock, David F.; Lais, Eric N., Input/output (I/O) expansion response processing in a peripheral component interconnect express (PCIe) environment.
  25. Gregg, Thomas A.; Craddock, David F.; Lais, Eric N., Input/output (I/O) expansion response processing in a peripheral component interconnect express (PCIe) environment.
  26. Liu,Meng Hsien, Integrated PCI interface card and bus system thereof.
  27. Chien, Chih-Ching; Lin, Tsai-Te; Wu, Chien-Hau, Integrated transmission circuit and method using a media access control circuit that collectively encodes data from two distinct application circuits.
  28. Craddock, David; Farrell, Mark S.; Gregg, Thomas A.; Greiner, Dan F., Load instruction for communicating with adapters.
  29. Coneski, Anthony F.; Craddock, David; Gainey, Jr., Charles W.; Glendening, Beth A.; Gregg, Thomas A.; Njoku, Ugochukwu C.; Szwed, Peter K., Managing processing associated with hardware events.
  30. Brice, Jr., Frank W.; Craddock, David; Glendening, Beth A.; Gregg, Thomas A.; Lais, Eric N.; Szwed, Peter K.; Wilkins, Steven G., Measurement facility for adapter functions.
  31. Check, Mark A.; Craddock, David F.; Gregg, Thomas A.; Mak, Pak-kin; Strait, Gary E., Memory error isolation and recovery in a multiprocessor computer system.
  32. Naumann, Joel, Method and apparatus for communication of missing logic in a PCI based system by enabling or disabling PCI config cycles.
  33. Poisner,David I., Method and apparatus for detecting low pin count and serial peripheral interfaces.
  34. Rucker, James Dean, Method and apparatus for interfacing device drivers to single multi-function adapter.
  35. Sharp, Robert O.; Keels, Kenneth G.; Hausauer, Brian S.; Lacombe, John S., Method and apparatus for using a single multi-function adapter with different operating systems.
  36. Sharp, Robert O.; Keels, Kenneth G.; Hausauer, Brian S.; Lacombe, John S., Method and apparatus for using a single multi-function adapter with different operating systems.
  37. Sharp, Robert O.; Keels, Kenneth G.; Hausauer, Brian S.; Lacombe, John S., Method and apparatus for using a single multi-function adapter with different operating systems.
  38. Sharp, Robert O.; Keels, Kenneth G.; Hausauer, Brian S.; Lacombe, John S., Method and apparatus for using a single multi-function adapter with different operating systems.
  39. Craddock, David; Gregg, Thomas A.; Raisch, Christoph, Multiple address spaces per adapter with address translation.
  40. Gregg, Thomas A.; Bayer, Gerd K.; Craddock, David F.; Jung, Michael; Lais, Eric N.; Nass, Elke G., Non-standard I/O adapters in a standardized I/O architecture.
  41. Craddock, David; Gainey, Jr., Charles W.; Glendening, Beth A.; Gregg, Thomas A.; Njoku, Ugochukwu C., Operating system notification of actions to be taken responsive to adapter events.
  42. Sharp, Robert O.; Keels, Kenneth G.; Hausauer, Brian S.; Rose, Eric, Pipelined processing of RDMA-type network transactions.
  43. Dhir,Amit; Rangasayee,Krishna, Programmable logic device for wireless local area network.
  44. DeCusatis, Casimer M.; Krishnamurthy, Rajaram B.; Onghena, Michael; Rao, Anuradha, Redundant power supply configuration for a data center.
  45. DeCusatis, Casimer M.; Krishnamurthy, Rajaram B.; Onghena, Michael; Rao, Anuradha, Redundant power supply configuration for a data center.
  46. Craddock, David; Gregg, Thomas A.; Greiner, Dan F.; Schmidt, Donald W., Resizing address spaces concurrent to accessing the address spaces.
  47. Halasz,David E.; Andrade,Merwyn B., Rogue AP detection.
  48. Craddock, David; Gregg, Thomas A.; Greiner, Dan F.; Lais, Eric N.; Schmidt, Donald W., Runtime determination of translation formats for adapter functions.
  49. Craddock, David F.; Gregg, Thomas A.; Lais, Eric N., Scalable I/O adapter function level error detection, isolation, and reporting.
  50. Craddock, David F.; Gregg, Thomas A.; Lais, Eric N., Scalable I/O adapter function level error detection, isolation, and reporting.
  51. DeCusatis, Casimer M.; Krishnamurthy, Rajaram B.; Onghena, Michael; Rao, Anuradha; Neugebauer, Brian J., Spread spectrum wireless communication code for data center environments.
  52. DeCusatis, Casimer M.; Krishnamurthy, Rajaram B.; Onghena, Michael; Rao, Anuradha; Neugebauer, Brian J., Spread spectrum wireless communication code for data center environments.
  53. Craddock, David; Farrell, Mark S.; Glendening, Beth A.; Gregg, Thomas A.; Greiner, Dan F.; Sittmann, III, Gustav E.; Szwed, Peter K., Store peripheral component interconnect (PCI) function controls instruction.
  54. Craddock, David; Farrell, Mark S.; Gregg, Thomas A.; Greiner, Dan F., Store/store block instructions for communicating with adapters.
  55. Bayer, Gerd K.; Craddock, David F.; Gregg, Thomas A.; Jung, Michael; Kohler, Andreas; Nass, Elke G.; Schlag, Oliver G.; Szwed, Peter K., Switch failover control in a multiprocessor computer system.
  56. Lais, Eric N.; Craddock, David F.; Gregg, Thomas A., System and method for routing I/O expansion requests and responses in a PCIE architecture.
  57. Sallaway,Peter J.; Easton,Douglas; Webb,Matt, Systems for monitoring and controlling operating modes in an ethernet transceiver and methods of operating the same.
  58. Pekkala,Richard E.; Pettey,Christopher J.; Rubin,Lawrence H.; Wandler,Shaun V., Transaction switch and network interface adapter incorporating same.
  59. Craddock, David; Gregg, Thomas A.; Greiner, Dan F.; Lais, Eric N., Translation of input/output addresses to memory addresses.
  60. Craddock, David; Gregg, Thomas A.; Greiner, Dan F.; Lais, Eric N., Translation of input/output addresses to memory addresses.
  61. Craddock, David; Gregg, Thomas A.; Greiner, Dan F.; Lais, Eric N., Translation of input/output addresses to memory addresses.
  62. Gregg, Thomas A.; Craddock, David F.; Lais, Eric N., Upbound input/output expansion request and response processing in a PCIe architecture.
  63. Gregg, Thomas A.; Craddock, David F.; Lais, Eric N., Upbound input/output expansion request and response processing in a PCIe architecture.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로