$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Reconfigurable systems using hybrid integrated circuits with optical ports 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-027/15
  • H01L-031/12
  • H01L-031/153
  • H01L-033/00
출원번호 US-0608931 (2000-06-30)
발명자 / 주소
  • Michael G. Taylor
  • Charles W. Shanley
  • William J. Ooms
출원인 / 주소
  • Motorola, Inc.
대리인 / 주소
    Oblon, Spivak, McClelland, Maier & Neustadt, P.C.
인용정보 피인용 횟수 : 122  인용 특허 : 116

초록

A hybrid integrated circuit is provided that has a monocrystalline substrate such as silicon and a compound semiconductor layer such as gallium arsenide or indium phosphide. An optical communications port may be formed on the hybrid integrated circuit. Electrical equipment may be provided that inclu

대표청구항

1. Electronic equipment comprising:a first electrical component on which data is stored; and a second electrical component including a hybrid integrated circuit that is separate from the first electrical component and that has a monocrystalline semiconductor substrate in which electrical circuitry i

이 특허에 인용된 특허 (116)

  1. Guenzer Charles S. (3852 Grove Ave. Palo Alto CA 94303), Bismuth titanate as a template layer for growth of crystallographically oriented silicon.
  2. Ortel William G., Broad band optical fiber telecommunications network.
  3. Fork David K. ; Boyce James B. ; Mei Ping ; Ready Steve ; Johnson Richard I. ; Anderson Greg B., Buffered substrate for semiconductor devices.
  4. Ramesh Ramamoorthy (Tinton Falls NJ), C-axis perovskite thin films grown on silicon dioxide.
  5. McKee Rodney Allen ; Walker Frederick Joseph, CaTiO.sub.3 Interfacial template structure on semiconductor-based material and the growth of electroceramic thin-films.
  6. Kao Yung-Chung (Dallas TX) Plumton Donald L. (Dallas TX), Capped anneal.
  7. Abrokwah Jonathan K. (Tempe AZ) Wu Schyi-Yi (Mesa AZ) Huang Jenn-Hwa (Gilbert AZ), Complementary heterojunction field effect transistor with an anisotype N+gate for P-channel devices.
  8. Lo Yu-Hwa, Compliant universal substrate for epitaxial growth.
  9. Nashimoto Keiichi (Minami-ashigara JPX), Composite optical modulator.
  10. Fitzgerald Eugene A., Controlling threading dislocation densities in Ge on Si using graded GeSi layers and planarization.
  11. Dijaili Sol P. (Moraga CA) Patterson Frank G. (Livermore CA) Deri Robert J. (Pleasanton CA), Cross-talk free, low-noise optical amplifier.
  12. Guenzer Charles S. (3852 Grove Ave. Palo Alto CA 94303), Crystallographically oriented growth of silicon over a glassy substrate.
  13. Ramesh Ramamoorthy (Tinton Falls NJ), Cubic metal oxide thin film epitaxially grown on silicon.
  14. Inoue Naoya,JPX ; Hayashi Yoshihiro,JPX, DC magnetron sputtering method for manufacturing electrode of ferroelectric capacitor.
  15. Klee Mareike K.,DEX ; Brand Hans-Wolfgang,DEX ; Jungk Hans-Otto,DEX, Electronic component and method of manufacturing same.
  16. Knapp James H. ; Carney Francis J. ; Norton Laura J., Electronic component for aligning a light transmitting structure.
  17. Manasevit Harold M. (Anaheim CA), Epitaxial composite and method of making.
  18. Umeno Masayoshi (Nagoya JPX) Sakai Shiro (Nagoya JPX) Yahagi Shinichiro (Ohbu JPX), Epitaxial gallium arsenide semiconductor on silicon substrate with gallium phosphide and superlattice intermediate layer.
  19. Jia Quanxi, Epitaxial oxides on amorphous SiO.sub.2 on single crystal silicon.
  20. Watanabe Yukio (Machida JPX), Field-effect transistor with perovskite oxide channel.
  21. Shahan Van B. (Austin TX) Harvey Paul E. (Austin TX) Huntsman Clayton D. (Brandon FL) Someshway Ashok H. (Austin TX), Floating point numeric data processor.
  22. Northrup John E. ; Romano Linda T. ; Bringans Ross D., Formation of group III-V nitride films on sapphire substrates with reduced dislocation densities.
  23. Hovel Harold J. (Katonah NY) Rosenberg Robert (Peekskill NY), Gallium aluminum arsenide integrated circuit structure using germanium.
  24. McKee Rodney A. ; Walker Frederick J. ; Chisholm Matthew F., Generic process for preparing a crystalline oxide upon a group IV semiconductor substrate.
  25. Matthews ; decreased John W. (late of Ossining NY by Valerie A. Matthews ; executrix) Stobbs William M. (Cambridge GB2), Growing epitaxial films when the misfit between film and substrate is large.
  26. Abrokwah Jonathan K. (Tempe AZ) Lucero Rodolfo (Scottsdale AZ) Rollman Jeffrey A. (Phoenix AZ), HIGFET and method.
  27. Kay Robert E. (Newport Beach CA) Chan Hakchill (Corona del Mar CA) Ju Fred (Huntington Beach CA) Bray Burton A. (Laguna Niguel CA), HcCdTe epitaxially grown on crystalline support.
  28. Abrokwah Jonathan K. (Tempe AZ) Huang Jenn-Hwa (Gilbert AZ) Ooms William J. (Chandler AZ) Shurboff Carl L. (Grayslake IL) Hallmark Jerald A. (Gilbert AZ), Heterostructure field effect device having refractory ohmic contact directly on channel layer and method for making.
  29. Brunel Dominique,FRX ; Trichet Jacques,FRX, High frequency amplifier and control.
  30. Goossen Keith Wayne ; Walker James A., Hybrid chip and method therefor.
  31. Scifres Donald R. (Los Altos CA) Stutius Wolfgang E. (Los Altos CA), Hybrid semiconductor laser/detectors.
  32. Meunier Paul L. (Orsay FRX) Razeghi Manijeh (Orsay FRX), III-V Compound heteroepitaxial 3-D semiconductor structures utilizing superlattices.
  33. Geusic Joseph E. ; Ahn Kie Y. ; Forbes Leonard, Integrated circuits using optical fiber interconnects formed through a semiconductor wafer and methods for forming same.
  34. Schetzina Jan Frederick (Cary NC), Integrated heterostructures of Group III-V nitride semiconductor materials including epitaxial ohmic contact non-nitride.
  35. Taddiken Albert H. (Dallas TX), Interface circuit operable to perform level shifting between a first type of device and a second type of device.
  36. Ma Tso-Ping (Branford CT), Isotopically enriched semiconductor devices.
  37. Newns Dennis Merton, Junction mott transition field effect transistor (JMTFET) and switch for logic and memory applications.
  38. Andringa Keimpe (Sherborn MA), Laser gyroscope.
  39. Smith Irl W. (Newton MA) Dorschner Terry A. (Newton MA), Laser gyroscope system.
  40. Delcoco Robert J. (Columbia MD) Kroeger Brian W. (Ellicott City MD) Kurtz John J. (Catonsville MD), Local area network with star topology and ring protocol.
  41. Koganei Akio,JPX ; Nishimura Naoki,JPX, Memory device utilizing giant magnetoresistance effect.
  42. Brun Mark G.,FRX, Method and apparatus for aligning optical waveguide arrays.
  43. Hayashi Shigenori (Nara JPX) Komaki Kazuki (Osaka JPX) Kamada Takeshi (Osaka JPX) Kitagawa Masatoshi (Osaka JPX) Deguchi Takashi (Shiga JPX) Takayama Ryoichi (Osaka JPX) Hirao Takashi (Osaka JPX), Method and apparatus for fabrication of dielectric thin film.
  44. Lebby Michael S. (Chandler AZ) Norman Michael P. (Chandler AZ), Method for fabricating an angled diffraction grating.
  45. So Sang Mun,KRX, Method for fabricating silicon-on-insulator wafer.
  46. Yano Yoshihiko,JPX ; Noguchi Takao,JPX ; Nagano Katsuto,JPX, Method for forming oxide thin film and the treatment of silicon substrate.
  47. Bisaro Ren (Saint Maur des Fosses FRX) Friederich Alain (Paris FRX), Method for the manufacture, by epitaxy, of monocrystalline layers of materials with different lattice parameters.
  48. Shastry Shambhu K. (Framingham MA), Method of epitaxially growing compound semiconductor materials.
  49. Summerfelt Scott R. (Dallas TX), Method of fabricating high-dielectric constant oxides on semiconductors using a GE buffer layer.
  50. Abrokwah Jonathan K. ; Droopad Ravi ; Overgaard Corey D. ; Bowers Brian ; LaMacchia Michael P. ; Bernhardt Bruce A., Method of fabricating submicron FETs with low temperature group III-V material.
  51. Eshita Takashi (Inagi JPX) Mieno Fumitake (Kawasaki JPX) Furumura Yuji (Kawasaki JPX) Watanabe Takuya (Sagamihara JPX), Method of forming a heteroepitaxial semiconductor thin film using amorphous buffer layers.
  52. Mooney John B. (San Jose CA) Sher Arden (San Carlos CA), Method of forming a low dislocation density semiconductor device.
  53. Inoue Yasunori (Osaka JPX) Hanafusa Hiroshi (Hirakata JPX), Method of forming single crystalline magnesia spinel film.
  54. Ramdani Jamal ; Lebby Michael S. ; Holm Paige M., Method of growing gallium nitride on a spinel substrate.
  55. Abrokwah Jonathan K. (Tempe AZ) Huang Jenn-Hwa (Gilbert AZ) Ooms William J. (Chandler AZ), Method of making a III-V complementary heterostructure device with compatible non-gold ohmic contacts.
  56. Calviello Joseph A. (Kings Park NY) Hickman Grayce A. (Hicksville NY), Method of making a monolithic integrated circuit having compound semiconductor layer epitaxially grown on ceramic substr.
  57. Umeno Masayoshi (Nagoya JPX) Sakai Shiro (Nagoya JPX) Yahagi Shinichiro (Ohbu JPX), Method of making an epitaxial gallium arsenide semiconductor wafer using a strained layer superlattice.
  58. Tsu Robert ; Kulwicki Bernard M., Method of making barium strontium titanate (BST) thin film by erbium donor doping.
  59. Abrokwah Jonathan K. (1963 E. Ranch Rd. Tempe AZ 85284) Huang Jenn-Hwa (1426 W. Tara Dr. Gilbert AZ 85234) Cho Jaeshin (507 E. Page Ave. Gilbert AZ 85234), Method of making ohmic contacts to a complementary III-V semiconductor device.
  60. Yu Zhiyi Jimmy ; Hallmark Jerald A. ; Abrokwah Jonathan K. ; Overgaard Corey D. ; Droopad Ravi, Method of preparing crystalline alkaline earth metal oxides on a Si substrate.
  61. Mantl Siegfried,DEX ; Hollander Bernd,DEX ; Butz Rainer,DEX, Method of producing electronic, electrooptical and optical components.
  62. Lo Yu-Hwa, Methods for growing defect-free heteroepitaxial layers.
  63. Manning H. Montgomery, Methods of forming SOI insulator layers and methods of forming transistor devices.
  64. Ho Seng-Tiong ; Chu Daniel Yen ; Zhang Jian-Ping ; Wu Shengli, Microcavity semiconductor laser.
  65. Honjo Kazuhiko (Tokyo JPX), Microwave . millimeter wave transmitting and receiving module.
  66. Calviello Joseph A. (Kings Park NY) Hickman Grayce A. (Hicksville NY), Monolithic integrated circuit having compound semiconductor layer epitaxially grown on ceramic substrate.
  67. Vasudev Prahalad (290 Autumnwood St. Thousand Oaks CA 91360) D\Haenens Irnee J. (131 Paradise Cove Malibu CA 90265), Monolithic integration of silicon on insulator and gallium arsenide semiconductor technologies.
  68. Thornton Robert L. (East Palo Alto CA) Paoli Thomas L. (Los Altos CA), Monolithic two dimensional waveguide coupled cavity laser/modulator.
  69. Sevier Richard G. ; Andersen Eric L., Multi-direction optical data port.
  70. Corman David Warren ; Torkington Richard Scott ; Ma Stephen Chih-Hung ; Cook Dean Lawrence ; Brice-Heames Kenneth, Multi-substrate radio-frequency circuit.
  71. Yano Yoshihiko,JPX ; Noguchi Takao,JPX, Multilayer thin film, substrate for electronic device, electronic device, and preparation of multilayer oxide thin film.
  72. Hawrylo Frank Z. (Trenton NJ), Multiple double heterojunction buried laser device.
  73. Yamamoto Mitsuru,JPX, Network system for performing bidirectional transmission, and node device and transmission control method used in the s.
  74. May Paul (Cambridge GBX) Davis Gillian Margaret (Oxfordshire GBX), Optical apparatus.
  75. Chandonnet Alain,CAX ; Fougeres Andre,CAX ; Larose Gilles,CAX ; Painchaud Yves,CAX, Optical device employing edge-coupled waveguide geometry.
  76. Henmi Naoya,JPX, Optical network, optical division and insertion node and recovery system from network failure.
  77. Frigo Nicholas J., Optical node system for a ring architecture and method thereof.
  78. Nashimoto Keiichi (Kanagawa JPX), Oriented ferroelectric thin film.
  79. Yano Yoshihiko,JPX ; Noguchi Takao,JPX, Oxide thin film, electronic device substrate and electronic device.
  80. Summerfelt Scott R. (Dallas TX), Pb/Bi-containing high-dielectric constant oxides using a non-P/Bi-containing perovskite as a buffer layer.
  81. Tomich John L., Photonic home area network fiber/power insertion apparatus.
  82. Ho Seng-Tiong, Photonic-well Microcavity light emitting devices.
  83. Beranek Mark W. ; Charles George E. ; Foley Barbara M. ; Lilienthal ; II Peter F. ; Shahid Muhammed A., Precision alignment of optoelectronic devices.
  84. McKee Rodney A. (Kingston TN) Walker Frederick J. (Oak Ridge TN), Process for depositing an oxide epitaxially onto a silicon substrate and structures prepared with the process.
  85. McKee Rodney A. (Kingston TN) Walker Frederick J. (Oak Ridge TN), Process for depositing epitaxial alkaline earth oxide onto a substrate and structures prepared with the process.
  86. Akasaki Isamu (Nagoya JPX) Sawaki Nobuhiko (Nagoya JPX), Process for growing III-V compound semiconductors on sapphire using a buffer layer.
  87. McKee Rodney A. (Kingston TN) Walker Frederick J. (Oak Ridge TN), Process for growing a film epitaxially upon an oxide surface and structures formed with the process.
  88. Manasevit Harold M. (Anaheim CA), Process for improving the quality of epitaxial silicon films grown on insulating substrates utilizing oxygen ion conduct.
  89. Leobandung Effendi ; Sadana Devendra K. ; Schepis Dominic J. ; Shahidi Ghavam, Process of fabricating planar and densely patterned silicon-on-insulator structure.
  90. Huang Kai-Feng (Shenchu NJ CNX) Jewell Jack L. (Bridgewater NJ) McCall ; Jr. Samuel L. (Gillette NJ) Tai Kuochou (North Plainfield NJ), Quantum well vertical cavity laser.
  91. Aslam Mohammad (Farmington Hills MI) Logothetis Eleftherios M. (Birmingham MI) Soltis Richard E. (Redford MI), Rapid thermal annealing of superconducting oxide precursor films on Si and SiO2 substrates.
  92. Morimoto Kiyoshi (Mobara JPX) Takagi Toshinori (Nagaokakyo JPX), Semiconductor device.
  93. Suzuki Katumi (Tokyo JPX), Semiconductor device having an integrated circuit formed on a compound semiconductor layer.
  94. Scifres Donald R. (San Jose CA) Streifer William (Palo Alto CA), Semiconductor laser with integrated optical elements.
  95. Ohba Yasuo,JPX, Semiconductor light-emitting element and method for manufacturing the same.
  96. Ho Seng-Tiong ; Rafizadeh Deana, Semiconductor micro-resonator device.
  97. Chapple-Sokol Jonathan D. (Poughkeepsie NY) Subbanna Seshadri (Hopewell Junction NY) Tejwani Manu J. (Yorktown Heights NY), Semiconductor quantum dot light emitting/detecting devices.
  98. Farrell Mark,CAX ; Ruda Harry Eugen,CAX ; Masaki Yuichi,CAX, Semiconductor supercapacitor system, method for making same and articles produced therefrom.
  99. Park Kyu-charn,KRX, Semiconductor-on-insulator substrates containing electrically insulating mesas.
  100. Wollesen Donald, Silicon oxide insulator (SOI) semiconductor having selectively linked body.
  101. Neville Connell George A. (Cupertino CA) Fenner David B. (Menlo Park CA) Boyce James B. (Los Altos CA) Fork David K. (Palo Alto CA), Silicon substrate having YSZ epitaxial barrier layer and an epitaxial superconducting layer.
  102. Connell George A. N. (Cupertino CA) Fenner David B. (Menlo Park CA) Boyce James B. (Los Altos CA) Fork David K. (Palo Alto CA), Silicon substrate having an epitaxial superconducting layer thereon and method of making same.
  103. McKee Rodney A. ; Walker Frederick Joseph, Silicon-integrated thin-film structure for electro-optic applications.
  104. Ellis-Monaghan John J. ; Voldman Steven H., Silicon-on-insulator and CMOS-on-SOI double film fabrication process with a coplanar silicon and isolation layer and adding a second silicon layer on one region.
  105. Chisholm Matthew F. (Oak Ridge TN) Kirchner Peter D. (Putnam Valley NY) Warren Alan C. (Peekskill NY) Woodall Jerry M. (Bedford NY), Strained defect-free epitaxial mismatched heterostructures and method of fabrication.
  106. Oishi Akira (Tokyo JPX) Usui Toshio (Tokyo JPX) Teshima Hidekazu (Tokyo JPX) Morishita Tadataka (Tokyo JPX), Substrate material for the preparation of oxide superconductors.
  107. Wanlass Mark W. (Golden CO) Sheldon Peter (Lakewood CO), Substrate structures for InP-based devices.
  108. Yano Yoshihiko,JPX ; Noguchi Takao,JPX, Substrate structures for electronic devices.
  109. Fork David K. (2110 Ash St. Palo Alto CA 94306), Superconducting thin films on epitaxial magnesium oxide grown on silicon.
  110. Sheldon Peter (Lakewood CO), System for monitoring the growth of crystalline films on stationary substrates.
  111. Paoli Thomas L. ; Beernink Kevin J., Transversely injected multiple wavelength diode laser array formed by layer disordering.
  112. DeBruler Dennis L. (Downers Grove IL) Fergeson Allen D. (Ashville OH) Glynn F. Joseph (Naperville IL) VanDine Gilbert A. (West Chicago IL), Twin-threshold load-sharing system with each processor in a multiprocessor ring adjusting its own assigned task list bas.
  113. Oakley William S. (San Jose CA), Two dimensional electro-optic modulator array.
  114. Yoshikawa Takashi,JPX ; Kurihara Kaori,JPX ; Kosaka Hideo,JPX, VCSELs (vertical-cavity surface emitting lasers) and VCSEL-based devices.
  115. Newns Dennis Merton, Very thin film capacitor for dynamic random access memory (DRAM).
  116. Pan Jing-Jong, Wavelength stabilization of laser source using fiber Bragg grating feedback.

이 특허를 인용한 특허 (122)

  1. Ramchandran, Amit, Adaptable datapath for a digital processing system.
  2. Ramchandran, Amit, Adaptable datapath for a digital processing system.
  3. Ramchandran, Amit, Adaptable datapath for a digital processing system.
  4. Ramchandran, Amit, Adaptable datapath for a digital processing system.
  5. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter J., Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
  6. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter J., Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
  7. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James, Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
  8. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James, Adaptive integrated circuitry with heterogenous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
  9. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James, Adaptive processor for performing an operation with simple and complex units each comprising configurably interconnected heterogeneous elements.
  10. Master, Paul L.; Uvacek, Bohumir, Apparatus and method for adaptive multimedia reception and transmission in communication environments.
  11. Nelson,Marvin Duane; Garrison,Terry James; Skurdal,Vincent C.; Brown,Mark Louis, Apparatus and method for configuration of an electronic device using a scanned configuration sheet.
  12. Nelson, Marvin Duane; Skurdal, Vincent C.; Brown, Mark Louis, Apparatus and method for configuration of an electronic device using a user-fillable configuration sheet.
  13. Wang, Shih Yuan; Beausoleil, Raymond G.; Wu, Wei; Spillane, Sean M., Apparatus and method for subterranean distribution of optical signals.
  14. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements.
  15. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements.
  16. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements.
  17. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, system and method for configuration of adaptive integrated circuitry having fixed, application specific computational elements.
  18. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, system and method for configuration of adaptive integrated circuitry having heterogeneous computational elements.
  19. Heidari, Ghobad; Chang, Kuor Hsin; Master, Paul L.; Hogenauer, Eugene B.; Scheuermann, Walter James, Communications module, device, and method for implementing a system acquisition function.
  20. Chau, Loc B.; Lee, Kuan M.; Williams, John S., Compact, wide-band, integrated active module for radar and communication systems.
  21. Master, Paul L.; Watson, John, Configurable hardware based digital imaging apparatus.
  22. Rubin, Owen Robert; Murray, Eric; Uhrig, Nalini Praba, Consumer product distribution in the embedded system market.
  23. Scheuermann, W. James; Hogenauer, Eugene B., Control node for multi-core system.
  24. Mathai, Sagi; Tan, Michael Renne Ty; Rosenberg, Paul Kessler, Devices with optical ports in fan-out configurations.
  25. Ryou,Jae Hyun; Park,Gyoungwon, Dielectric VCSEL gain guide.
  26. Li, Bernard Q., Edge bead control method and apparatus.
  27. Biard,James R.; Johnson,Ralph H.; Johnson,Klein L., Electron affinity engineered VCSELs.
  28. Ryou,Jae Hyun; Wang,Tzu Yu; Kim,Jin K.; Park,Gyoungwon; Kwon,Hoki, Enhanced lateral oxidation.
  29. Saint-Girons, Guillaume; Largeau, Ludovic; Patriarche, Gilles; Regreny, Philippe; Hollinger, Guy, Epitaxial solid-state semiconducting heterostructures and method for making same.
  30. Furtek, Frederick Curtis; Master, Paul L., External memory controller.
  31. Furtek, Frederick Curtis; Master, Paul L., External memory controller node.
  32. Furtek, Fredrick Curtis; Master, Paul L., External memory controller node.
  33. Furtek, Fredrick Curtis; Master, Paul L., External memory controller node.
  34. Vieira,Amarildo J. C.; Barenburg,Barbara F.; Brophy,Timothy J., Fabrication of a wavelength locker within a semiconductor structure.
  35. Liang, Yong; Droopad, Ravindranath; Li, Hao; Yu, Zhiyi, Ferromagnetic semiconductor structure and method for forming the same.
  36. Doyle,Gary R.; Goodnow,Kenneth J.; Harding,Riyon W.; Kampf,Francis A.; Norman,Jason M.; Ventrone,Sebastian T., Fiber optic transmission lines on an SOC.
  37. Pelley, Perry H.; Pessoa, Lucio F. C., Free-space optical communication system.
  38. Kauer,Matthias, Growth of a semiconductor layer structure.
  39. Droopad, Ravindranath, Growth of compound semiconductor structures on patterned oxide films and process for fabricating same.
  40. Scheuermann,Walter James, Hardware implementation of the secure hash standard.
  41. Scheuermann, W. James; Hogenauer, Eugene B., Hardware task manager.
  42. Scheuermann, W. James; Hogenauer, Eugene B., Hardware task manager.
  43. Scheuermann, W. James; Hogenauer, Eugene B., Hardware task manager.
  44. Scheuermann, W. James; Hogenauer, Eugene B., Hardware task manager.
  45. El Zein,Nada; Ramdani,Jamal; Eisenbeiser,Kurt; Droopad,Ravindranath, Heterojunction tunneling diodes and process for fabricating same.
  46. Cox, James A.; Chen, Bo Su, High speed optical system.
  47. Liu, Yue, High speed optical transceiver package using heterogeneous integration.
  48. King, Clifford A.; Rafferty, Conor S., Image sensor comprising isolated germanium photodetectors integrated with a silicon substrate and silicon circuitry.
  49. King, Clifford A.; Rafferty, Conor S., Image sensor comprising isolated germanium photodetectors integrated with a silicon substrate and silicon circuitry.
  50. King, Clifford A.; Rafferty, Conor S., Image sensor comprising isolated germanium photodetectors integrated with a silicon substrate and silicon circuitry.
  51. King,Clifford Alan; Rafferty,Conor S., Image sensor comprising isolated germanium photodetectors integrated with a silicon substrate and silicon circuitry.
  52. Wang,Tzu Yu; Kwon,Hoki; Ryou,Jae Hyun; Park,Gyoungwon; Kim,Jin K., InP based long wavelength VCSEL.
  53. Miura, Akira; Kobayashi, Shinji; Hara, Hitoshi; Yakihara, Tsuyoshi; Oka, Sadaharu, Integrated circuit.
  54. Liu, Yue, Integration of top-emitting and top-illuminated optoelectronic devices with micro-optic and electronic integrated circuits.
  55. Liu,Yue, Integration of top-emitting and top-illuminated optoelectronic devices with micro-optic and electronic integrated circuits.
  56. Biard,James R.; Johnson,Klein L.; Johnson,Ralph H.; Park,Gyoungwon; Wang,Tzu Yu, Long wavelength VCSEL device processing.
  57. Johnson, Ralph H.; Wang, Tzu-Yu, Long wavelength VCSEL with tunnel junction, and implant.
  58. Sambhwani, Sharad; Heidari, Ghobad, Low I/O bandwidth method and system for implementing detection and identification of scrambling codes.
  59. Sambhwani, Sharad; Heidari, Ghobad, Low I/O bandwidth method and system for implementing detection and identification of scrambling codes.
  60. Sambhwani,Sharad; Heidari,Ghobad, Low I/O bandwidth method and system for implementing detection and identification of scrambling codes.
  61. Curless, Jay A., Method and apparatus for controlling anti-phase domains in semiconductor structures and devices.
  62. Ooms,William J.; Hallmark,Jerald A., Method and apparatus utilizing monocrystalline insulator.
  63. Master, Paul L., Method and system for achieving individualized protected space in an operating system.
  64. Master, Paul L., Method and system for creating and programming an adaptive computing engine.
  65. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
  66. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
  67. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
  68. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
  69. Scheuermann, W. James, Method and system for reconfigurable channel coding.
  70. Scheuermann, W. James, Method and system for reconfigurable channel coding.
  71. Scheuermann, W. James, Method and system for reconfigurable channel coding.
  72. Scheuermann, W. James, Method and system for reconfigurable channel coding.
  73. Ramdani, Jamal; Droopad, Ravindranath; Yu, Zhiyi, Method for fabricating a semiconductor structure including a metal oxide interface with silicon.
  74. Liang,Yong; Droopad,Ravindranath; Hu,Xiaoming; Wang,Jun; Wei,Yi; Yu,Zhiyi, Method for fabricating semiconductor structures on vicinal substrates using a low temperature, low pressure, alkaline earth metal-rich process.
  75. Li, Hao; Droopad, Ravindranath; Marshall, Daniel S.; Wei, Yi; Hu, Xiao M.; Liang, Yong, Method for growing a monocrystalline oxide layer and for fabricating a semiconductor device on a monocrystalline substrate.
  76. Gorrell, Jonathan F.; Cornett, Kenneth D., Method for manufacturing a substantially integral monolithic apparatus including a plurality of semiconductor materials.
  77. Yu, Zhiyi; Droopad, Ravindranath; Overgaard, Corey, Method for real-time monitoring and controlling perovskite oxide film growth and semiconductor structure formed using the method.
  78. Borghs, Staf; Beyne, Eric; Vandersmissen, Raf, Method for transferring and stacking of semiconductor devices.
  79. Borghs, Staf; Beyne, Eric; Vandersmissen, Raf, Method for transferring and stacking of semiconductor devices.
  80. Edwards, Jr., John L.; Wei, Yi; Jordan, Dirk C.; Hu, Xiaoming; Craigo, James Bradley; Droopad, Ravindranath; Yu, Zhiyi; Demkov, Alexander A., Method of removing an amorphous oxide from a monocrystalline surface.
  81. Master,Paul L.; Hogenauer,Eugene; Wu,Bicheng William; Chuang,Dan MingLun; Freeman Benson,Bjorn, Method, system and program for developing and scheduling adaptive integrated circuity and corresponding control or configuration information.
  82. Cox,James A.; Chen,Bo Su, Methods for signal transmission in optical fiber.
  83. Liu,Yue, Methods of fabricating integrated optoelectronic devices.
  84. Pessoa, Lucio F. C.; Pelley, III, Perry H., Multiple core system.
  85. Goosen, Marius Eugene; Venter, Petrus Johannes, On-chip optical indicator of the state of the integrated circuit.
  86. Pelley, Perry H.; Hartman, Dennis C., Optical communication integration.
  87. Blasingame,Raymond W.; Lee,James C.; Li,Bernard Q., Optical coupling system.
  88. Goutzoulis,Akis; Goodell,John B.; Willis,Gervase J., Optical multi-channel free space interconnect.
  89. Chen,Bo Su, Optical system with reduced back reflection.
  90. Talin,Albert Alec; Voight,Steven A., Optical waveguide structure and method for fabricating the same.
  91. Eissler, Dieter; Herrmann, Siegfried, Optoelectronic module.
  92. Blasingame,Raymond W.; Chen,Bo Su; Lee,James C.; Orenstein,James D.; Guenter,James K., Pluggable optical optic system having a lens fiber stop.
  93. Master, Paul L., Profiling of software and circuit designs utilizing data operation analyses.
  94. Venter, Petrus Johannes; Goosen, Marius Eugene; Janse Van Rensburg, Christo; Fauré, Nicolaas Matteus, Programmable integrated circuit (IC) containing an integrated optical transducer for programming the IC, and a related IC programming system and method.
  95. Master, Paul L.; Murray, Eric; Mehegan, Joseph; Plunkett, Robert Thomas, Secure storage of program code for an embedded system.
  96. Sugawara, Minoru; Noguchi, Takashi, Semiconductor and fabrication method thereof.
  97. Eisenbeiser,Kurt; Wang,Jun; Droopad,Ravindranath, Semiconductor device and method.
  98. Schmidt, Gerhard, Semiconductor device with an amorphous semi-insulating layer, temperature sensor, and method of manufacturing a semiconductor device.
  99. Yu,Zhiyi; Droopad,Ravindranath, Semiconductor structure exhibiting reduced leakage current and method of fabricating same.
  100. Eisenbeiser, Kurt; Foley, Barbara M.; Finder, Jeffrey M.; Thompson, Danny L., Semiconductor structure including a partially annealed layer and method of forming the same.
  101. Ramdani,Jamal; Droopad,Ravindranath; Hilt,Lyndee L.; Eisenbeiser,Kurt Williamson, Semiconductor structure, semiconductor device, communicating device, integrated circuit, and process for fabricating the same.
  102. Yamada, Hisashi; Hata, Masahiko; Yokoyama, Masafumi; Takenaka, Mitsuru; Takagi, Shinichi; Yasuda, Tetsuji; Takagi, Hideki; Urabe, Yuji, Semiconductor substrate, field-effect transistor, integrated circuit, and method for fabricating semiconductor substrate.
  103. Tatum, James A.; Guenter, James K; Johnson, Ralph H., Single mode VCSEL.
  104. Master,Paul L.; Watson,John, Storage and delivery of device features.
  105. Chang, Wontae, Strain-relieved tunable dielectric thin films.
  106. Ramdani,Jamal; Hilt,Lyndee L., Structure and method for fabricating GaN devices utilizing the formation of a compliant substrate.
  107. Emrick, Rudy M.; Bosco, Bruce Allen; Holmes, John E.; Franson, Steven James; Rockwell, Stephen Kent, Structure and method for fabricating configurable transistor devices utilizing the formation of a compliant substrate for materials used to form the same.
  108. Eisenbeiser, Kurt W.; Yu, Zhiyi; Droopad, Ravindranath, Structure and method for fabricating epitaxial semiconductor on insulator (SOI) structures and devices utilizing the formation of a compliant substrate for materials used to form same.
  109. Holm, Paige M.; Barenburg, Barbara Foley; Yamamoto, Joyce K.; Richard, Fred V., Structure and method for fabricating semiconductor microresonator devices.
  110. Lempkowski,Robert; Chason,Marc, Structure and method for fabricating semiconductor structures and devices for detecting an object.
  111. Tungare,Aroon; Klosowiak,Tomasz L., Structure and method for fabricating semiconductor structures and devices utilizing piezoelectric materials.
  112. Valliath, George, Structure and method for fabrication for a solid-state lighting device.
  113. Emrick, Rudy M.; Rockwell, Stephen Kent; Holmes, John E., Structure for fabricating high electron mobility transistors utilizing the formation of complaint substrates.
  114. Master, Paul L.; Watson, John, System for adapting device standards after manufacture.
  115. Master, Paul L.; Watson, John, System for authorizing functionality in adaptable hardware devices.
  116. Katragadda, Ramana; Spoltore, Paul; Howard, Ric, Task definition for specifying resource requirements.
  117. Pessoa, Lucio F. C.; Pelley, III, Perry H., Testing of multiple integrated circuits.
  118. Liu, Yue, Top-emitting and top-illuminated optoelectronic integrated circuit device.
  119. Ryou,Jae Hyun; Ringle,Michael D.; Liu,Yue, VCSEL having thermal management.
  120. Johnson, Ralph H.; Morales, Gilberto, Versatile method and system for single mode VCSELs.
  121. Johnson,Ralph H.; Morales,Gilberto, Versatile method and system for single mode VCSELs.
  122. Johnson,Ralph H.; Morales,Gilberto, Versatile method and system for single mode VCSELs.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로