$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Semiconductor device and method for protecting such device from a reversed drain voltage 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-021/336
  • H01L-021/8234
출원번호 US-0510814 (2000-02-23)
발명자 / 주소
  • Thierry Sicard FR
  • Veronique C. Macary
출원인 / 주소
  • Motorola, Inc.
인용정보 피인용 횟수 : 32  인용 특허 : 4

초록

An LDMOS field effect transistor (80) provides protection against the inadvertent reversal of polarity of voltage applied across the device. To protect an N-channel device, a floating P-type blocking region (82) is provided surrounding the drain region (32). The blocking region (82) is spaced apart

대표청구항

1. A method for protecting a field effect transistor 80 from an application thereto of a bias of reversed polarity, the field effect transistor 80 including a source region 30 and a drain region 32, each of first conductivity type and separated by a channel 34 of second conductivity type, the field

이 특허에 인용된 특허 (4)

  1. Nakagawa Akio (Hiratsuka JPX) Ohashi Hiromichi (Yokohama JPX), Conductivity modulated field effect transistor with optimized anode emitter and anode base impurity concentrations.
  2. Smayling Michael C. (Missouri City TX) Soobik Lembit (Houston TX), Gated thyristor and process for its simultaneous fabrication with high- and low-voltage semiconductor devices, integrate.
  3. Adler Michael S. (Schenectady NY) Pattanayak Deva N. (Schenectady NY), Lateral insulated gate bipolar transistors with improved latch-up immunity.
  4. Singh Ranbir ; Thoma Morgan Jones, Semiconductor device with increased parasitic emitter resistance and improved latch-up immunity.

이 특허를 인용한 특허 (32)

  1. Lotfi,Ashraf W.; Tan,Jian, Integrated circuit employable with a power converter.
  2. Lotfi,Ashraf W.; Tan,Jian, Integrated circuit incorporating higher voltage devices and low voltage devices therein.
  3. Lotfi,Ashraf W.; Tan,Jian, Integrated circuit incorporating higher voltage devices and low voltage devices therein.
  4. Lotfi, Ashraf W.; Lopata, Douglas D.; Troutman, William W.; Nigam, Tanya, Integrated circuit with a laterally diffused metal oxide semiconductor device and method of forming the same.
  5. Lotfi, Ashraf W.; Troutman, William W.; Lopata, Douglas Dean; Nigam, Tanya, Integrated circuit with a laterally diffused metal oxide semiconductor device and method of forming the same.
  6. Lotfi, Ashraf W.; Troutman, William W.; Lopata, Douglas Dean; Nigam, Tanya, Integrated circuit with a laterally diffused metal oxide semiconductor device and method of forming the same.
  7. Lotfi, Ashraf W.; Troutman, William W.; Lopata, Douglas Dean; Nigam, Tanya, Integrated circuit with a laterally diffused metal oxide semiconductor device and method of forming the same.
  8. Lotfi, Ashraf W.; Troutman, William W.; Lopata, Douglas Dean; Nigam, Tanya, Integrated circuit with a laterally diffused metal oxide semiconductor device and method of forming the same.
  9. Lotfi, Ashraf W.; Troutman, William W.; Lopata, Douglas Dean; Nigam, Tanya, Integrated circuit with a laterally diffused metal oxide semiconductor device and method of forming the same.
  10. Lotfi, Ashraf W.; Troutman, William W.; Lopata, Douglas Dean; Nigam, Tanya, Integrated circuit with a laterally diffused metal oxide semiconductor device and method of forming the same.
  11. Lotfi, Ashraf W.; Troutman, William W.; Lopata, Douglas Dean; Nigam, Tanya, Integrated circuit with a laterally diffused metal oxide semiconductor device and method of forming the same.
  12. Lopata, Douglas Dean; Demski, Jeffrey; Norton, Jay; Rojas-Gonzalez, Miguel, Integrated current replicator and method of operating the same.
  13. Min, Won Gi; Huber, John L.; Zuo, Jiang-Kai, Laterally diffused metal oxide semiconductor (LDMOS) device with multiple gates and doped regions.
  14. Lotfi, Ashraf W.; Tan, Jian, Laterally diffused metal oxide semiconductor device and method of forming the same.
  15. Lotfi, Ashraf W.; Tan, Jian, Laterally diffused metal oxide semiconductor device and method of forming the same.
  16. Lotfi, Ashraf W.; Tian, Jian, Laterally diffused metal oxide semiconductor device and method of forming the same.
  17. Lotfi,Ashraf W.; Tan,Jian, Laterally diffused metal oxide semiconductor device and method of forming the same.
  18. Lotfi,Ashraf W.; Tan,Jian, Laterally diffused metal oxide semiconductor device and method of forming the same.
  19. Lotfi,Ashraf W.; Tan,Jian, Method of forming an integrated circuit employable with a power converter.
  20. Lotfi,Ashraf W.; Tan,Jian, Method of forming an integrated circuit employable with a power converter.
  21. Lotfi,Ashraf W.; Tan,Jian, Method of forming an integrated circuit incorporating higher voltage devices and low voltage devices therein.
  22. Lotfi,Ashraf W.; Tan,Jian, Method of forming an integrated circuit incorporating higher voltage devices and low voltage devices therein.
  23. Lim, Teik Wah; Lotfi, Ashraf W.; Wong, Choong Kit; Weld, John, Packaged integrated circuit including a switch-mode regulator and method of forming the same.
  24. Chin, Hsu-Yuan; Lin, Wen-Chi, Power polarity reversal protecting circuit for an integrated circuit.
  25. Parthasarathy, Vijay; Zhu, Ronghua; Khemka, Vishnu K.; Bose, Amitava, Semiconductor component and method of operation.
  26. Sicard, Thierry; Macary, Veronique C., Semiconductor device and method for protecting such device from a reversed drain voltage.
  27. Lotfi, Ashraf W.; Demski, Jeffrey; Feygenson, Anatoly; Lopata, Douglas Dean; Norton, Jay; Weld, John D., Semiconductor device including a redistribution layer and metallic pillars coupled thereto.
  28. Lopata, Douglas Dean; Demski, Jeffrey; Norton, Jay; Rojas-Gonzales, Miguel, Semiconductor device including a resistor metallic layer and method of forming the same.
  29. Lopata, Douglas Dean; Demski, Jeffrey; Norton, Jay; Rojas-Gonzales, Miguel, Semiconductor device including a resistor metallic layer and method of forming the same.
  30. Lopata, Douglas Dean; Demski, Jeffrey; Norton, Jay; Rojas-Gonzales, Miguel, Semiconductor device including a resistor metallic layer and method of forming the same.
  31. Lotfi, Ashraf W.; Demski, Jeffrey; Feygenson, Anatoly; Lopata, Douglas Dean; Norton, Jay; Weld, John D., Semiconductor device including alternating source and drain regions, and respective source and drain metallic strips.
  32. Lotfi, Ashraf W.; Demski, Jeffrey; Feygenson, Anatoly; Lopata, Douglas Dean; Norton, Jay; Weld, John D., Semiconductor device including gate drivers around a periphery thereof.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로