$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Package for stacked integrated circuits 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-029/40
출원번호 US-0490317 (2000-01-24)
발명자 / 주소
  • Il Kwon Shim SG
  • Vincent DiCaprio
  • Paul Hoffman
  • Byung Joon Han SG
출원인 / 주소
  • Amkor Technology, Inc.
  • Anam Semiconductor Inc. KR
대리인 / 주소
    Skjerven Morrill LLP
인용정보 피인용 횟수 : 52  인용 특허 : 102

초록

Embodiments of integrated circuit packages for housing a plurality of integrated circuits are disclosed, along with methods of making the packages. One integrated circuit package comprises a substrate having a first surface having first metallizations thereon, an opposite second surface, and a plura

대표청구항

1. An integrated circuit package comprising:a substrate having a first surface with first metallizations thereon, an opposite second surface, and a plurality of apertures between the first and second surfaces; a first integrated circuit having a first surface with first bond pads thereon and an oppo

이 특허에 인용된 특허 (102)

  1. Fogal Rich ; Ball Michael B., Angularly offset and recessed stacked die multichip device.
  2. Fogal Rich ; Ball Michael B., Angularly offset stacked die multichip device and method of manufacture.
  3. Fogal Rich ; Ball Michael B., Angularly offset stacked die multichip device and method of manufacture.
  4. Minahan Joseph A. (Simi Valley CA), Apparatus for segmenting stacked IC chips.
  5. Moshayedi Mark (Orange CA), Apparatus for stacking semiconductor chips.
  6. Johnson Randall E. (Carrollton TX) Drumm James M. (Dallas TX), Assembly of semiconductor chips.
  7. Burns Carmen D. (Austin TX), Bus communication system for stacked high density integrated circuit packages.
  8. Burns Carmen D. (Austin TX), Bus communication system for stacked high density integrated circuit packages.
  9. Burns Carmen D. (Austin TX), Bus communication system for stacked high density integrated circuit packages.
  10. Burns Carmen D. (10210 Holme-Lacey La. Austin ; Travis County TX 78750), Bus communication system for stacked high density integrated circuit packages having an intermediate lead frame.
  11. Burns Carmen D. (Austin TX), Bus communication system for stacked high density integrated circuit packages with bifurcated distal lead ends.
  12. Burns Carmen D. (Austin TX), Bus communication system for stacked high density integrated circuit packages with trifurcated distal lead ends.
  13. Schueller Randolph D., Chip scale ball grid array for integrated circuit packaging.
  14. Spielberger Richard K. ; Jensen Ronald J. ; Speerschneider Charles J., Chip stacking and capacitor mounting arrangement including spacers.
  15. Lee Sang Hyuk (Suwon KRX), Chip-sized package having metal circuit substrate.
  16. Ball Michael B., Combination of semiconductor interconnect.
  17. Ball Michael B., Combination of semiconductor interconnect.
  18. McDavid James M. (Dallas TX), Compact silicon module for high density integrated circuits.
  19. Wark James M., Device and method for stacking wire-bonded integrated circuit dice on flip-chip bonded integrated circuit dice.
  20. Wark James M. (Boise ID), Device and method for stacking wire-bonded integrated circuit dice on flip-chip bonded integrated circuit dice.
  21. Farnworth Warren M. (Nampa ID), Double-die semiconductor package having a back-bonded die and a face-bonded die interconnected on a single leadframe.
  22. Masukawa Fuminori,JPX, Electronic device assembly.
  23. Carson John C. (Corona del Mar CA) Some Raphael R. (Irvine CA), Electronic module comprising a stack of IC chips each interacting with an IC chip secured to the stack.
  24. Payne Robert L. ; Reiter Herbert, Face on face flip chip integration.
  25. Eng Kian Teng,SGX ; Chan Min Yu,SGX ; Goh Jing Sua,SGX ; Low Siu Waf,SGX, Flexible pin location integrated circuit package.
  26. Gnadinger Alfred P. (Colorado Springs CO), High density data storage using stacked wafers.
  27. Chillara Satya ; Mostafazadeh Shahram, High density integrated circuit package assembly with a heatsink between stacked dies.
  28. Lindberg Frank A. (Relay MD), High density microelectronic packaging module for high speed chips.
  29. Shen Ming-Tung (No. 60 ; Lane 328 ; Li-Shan St. Nei-Hu Dist. ; Taipei City TWX), Integrated circuit chip including superimposed upper and lower printed circuit boards.
  30. Parker Robert H. (Oakton VA) Pommer Richard J. (Canyon CA), Integrated circuit component package with integral passive component.
  31. Panchou Karen A. ; Newton Charles M., Integrated circuit package for flip chip.
  32. Hinrichsmeyer Kurt (Sindelfingen DEX) Straehle Werner (Dettenhausen VT DEX) Kelley ; Jr. Gordon A. (Essex Junction VT) Noth Richard W. (Fairfax VT), Integrated semiconductor chip package.
  33. Masayuki Watanabe (Yokohama JPX) Toshio Sugano (Kokubunji JPX) Seiichiro Tsukui (Komoro JPX) Takashi Ono (Akita JPX) Yoshiaki Wakashima (Kawasaki JPX), Lead connections means for stacked tab packaged IC chips.
  34. Mostafazadeh Shahram ; Smith Joseph O., Method for connecting packages of a stacked ball grid array structure.
  35. Call Anson J. (Holmes NY) Meisner Stephen H. (Hudson NY) Pompeo Frank L. (Walden NY) Zitz Jeffrey A. (Poughkeepsie NY), Method for directly joining a chip to a heat sink.
  36. Laub Soyeon P. ; Little Michael J. ; Foschaar James A. ; Garvin Hugh L. ; Yung Michael W., Method for fabricating resilient z-axis contacts for electrically interconnecting integrated circuits on a plurality of.
  37. Akram Salman ; Wood Alan G. ; Farnworth Warren M., Method for fabricating stackable chip scale semiconductor package.
  38. Val Christian (St Remy les Chevreuse FRX), Method for interconnecting semiconductor chips in three dimensions, and component resulting therefrom.
  39. Yoshihara Shinji,JPX ; Inomata Sumitomo,JPX ; Ohara Fumio,JPX ; Kurahashi Takashi,JPX, Method for manufacturing a semiconductor device.
  40. Jakowetz Wolf,DEX ; Fischer Helmut,DEX, Method for producing a plurality of semiconductor components.
  41. Cronin John E. ; Palagonia Anthony ; Pierson Bernadette A. ; Schmidt Dennis A., Method for stacked three dimensional device manufacture.
  42. Smith John W. ; Fjelstad Joseph, Method of assembling a semiconductor chip package.
  43. Akram Salman, Method of fabricating a multi-chip module.
  44. Go ; deceased Tiong C. (late of El Toro CA by Jane C. Go ; executor) Minahan Joseph A. (Simi Valley CA) Shanken Stuart N. (Laguna Niguel CA), Method of fabricating electronic circuitry unit containing stacked IC layers having lead rerouting.
  45. Yang Te-Sheng,TWX ; Ho Kai-Kuang,TWX, Method of fabricating wafer-level package.
  46. Razon Eli ; Von Seggern Walter, Method of forming a chip scale package, and a tool used in forming the chip scale package.
  47. Sweis Jason (Sunnyvale CA) Gilleo Kenneth B. (West Kingston RI), Method of forming interface between die and chip carrier.
  48. Leedy Glenn Joseph (Montecito CA), Method of making a stacked 3D integrated circuit structure.
  49. Andros Frank E. (Binghamton NY) Bupp James R. (Endwell NY) DiPietro Michael (Vestal NY) Hammer Richard B. (Apalachin NY), Method of making an electronic package with a thermally conductive support member having a thin circuitized substrate an.
  50. Burns Carmen D. (Austin TX), Method of manufacturing a bus communication system for stacked high density integrated circuit packages.
  51. Dando Ross S., Method of processing semiconductive material wafers and method of forming flip chips and semiconductor chips.
  52. Ishikura Takuro (Nara JPX), Method of producing magnetosensitive semiconductor devices.
  53. Droguet Jean-Paul (Courbevoie FRX) Vernay Michel (Paris FRX) Teissier Grard (Asnires FRX), Method of replacing an electronic component connected to conducting tracks on a support substrate.
  54. DiStefano Thomas H. ; Solberg Vernon, Methods of making microelectronic assemblies.
  55. Weber Patrick O., Methods of making multi-tier laminate substrates for electronic device packaging.
  56. Hoffman Paul, Microelectronic device package having a heat sink structure for increasing the thermal conductivity of the package.
  57. Mitchell Craig ; Distefano Thomas H., Microelectronic encapsulation methods and equipment.
  58. Ball Michael B. (Boise ID), Multi-chip device and method of fabrication employing leads over and under processes.
  59. Ball Michael B., Multi-chip stacked devices.
  60. Ball Michael B. (Boise ID), Multi-chip stacked devices.
  61. Fogal Rich (Boise ID) Ball Michael B. (Boise ID), Multichip module having a stacked chip arrangement.
  62. Cipolla Thomas M. (Katonah NY) Coteus Paul W. (Yorktown Heights NY) Damianakis Ioannis (Montreal NY CAX) Johnson Glen W. (Yorktown Heights NY) Ledermann Peter G. (Peekskill NY) Matthew Linda C. (Peek, Packages for stacked integrated circuit chip cubes.
  63. Degani Yinon (Highland Park NJ) Dudderar Thomas D. (Chatham NJ) Han Byung J. (Scotch Plains NJ) Lyons Alan M. (New Providence NJ) Tai King L. (Berkeley Heights NJ), Packaging multi-chip modules without wire-bond interconnection.
  64. Gallas William N., Packaging multiple dies on a ball grid array substrate.
  65. Johnson Thomas (1936 Highland Northbrook IL 60062), Packaging system for multiple semiconductor devices.
  66. Kohno Ryuji (Ibaraki JPX) Nishimura Asao (Ushiku JPX) Kitano Makoto (Tsuchiura JPX) Yaguchi Akihiro (Ibaraki JPX) Yoneda Nae (Ibaraki JPX), Plastic-molded-type semiconductor device.
  67. Yoneda Yoshiyuki (Kawasaki JPX) Tsuji Kazuto (Kawasaki JPX) Kasai Junichi (Kawasaki JPX) Sakoda Hideharu (Kawasaki JPX), Process for manufacturing a plural stacked leadframe semiconductor device.
  68. Masayuki Watanabe (Yokohama JPX) Toshio Sugano (Kokubunji JPX) Seiichiro Tsukui (Komoro JPX) Takashi Ono (Akita JPX) Yoshiaki Wakashima (Kawasaki JPX), Process for manufacturing a stacked integrated circuit package.
  69. Finnila Ronald M. (Carlsbad CA), Process of manufacturing a three dimensional integrated circuit from stacked SOI wafers using a temporary silicon substr.
  70. Maynard Ronald S., Selectively activated shape memory device.
  71. Khandros Igor Y. (Peekskill NY) DiStefano Thomas H. (Bronxville NY), Semiconductor chip assemblies with fan-in leads.
  72. Khandros Igor Y. (Peekskill NY) DiStefano Thomas H. (Bronxville NY), Semiconductor chip assemblies with fan-in leads.
  73. Wakefield Elwyn P. M. (Bristol GBX) Walker Christopher P. H. (Portishead GBX), Semiconductor chip packages.
  74. DiStefano Thomas H. (Bronxville NY) Grube Gary W. (Monroe NY) Khandros Igor Y. (Peekskill NY) Mathiew Gatan (Carmel NY), Semiconductor connection components and methods with releasable lead support.
  75. Yoshikazu Takahashi,JPX, Semiconductor device and method of manufacturing the same.
  76. Waki Masaki (Sagamihara JPX) Kasai Junichi (Kawasaki JPX) Aoki Tsuyoshi (Sagamihara JPX) Honda Toshiyuki (Kawasaki JPX) Sato Hirotaka (Kawasaki JPX), Semiconductor device having a plurality of chips.
  77. Nakamura Atsushi,JPX ; Nishi Kunihiko,JPX, Semiconductor device having an improved connection arrangement between a semiconductor pellet and base substrate electro.
  78. Nagano Junya,JPX, Semiconductor device having an interconnecting circuit board.
  79. Fogal Rich (Boise ID) King Jerrold L. (Boise ID) Moden Walter L. (Boise ID), Semiconductor device manufactured by a method for attaching a semiconductor die to a leadframe using a thermoplastic cov.
  80. Takasu Hidemi (Kyoto JPX) Ozawa Takanori (Kyoto JPX) Shimoji Noriyuki (Kyoto JPX), Semiconductor device with stacked alternate-facing chips.
  81. Watanabe Masayuki (Yokohama JPX) Sugano Toshio (Kokubunji JPX) Tsukui Seiichiro (Komoro JPX) Ono Takashi (Akita JPX) Wakashima Yoshiaki (Kawasaki JPX), Semiconductor integrated circuit device and method of manufacturing the same.
  82. Nakanishi Hiroyuki,JPX, Semiconductor integrated circuit device capable of surely electrically insulating two semiconductor chips from each other and fabricating method thereof.
  83. Nakanishi Hiroyuki,JPX ; Ishio Toshiya,JPX, Semiconductor integrated circuit having a plurality of semiconductor chips.
  84. De Givry Jacques (Les Loges en Josas FRX), Semiconductor memory component comprising stacked memory modules.
  85. Heo Young Wook,KRX ; Han Byung Joon,KRX, Semiconductor package and method for fabricating the same.
  86. Sugano Toshio (Kokubunji) Nagaoka Kohji (Tobu) Tsukui Seiichiro (Komoro) Wakashima Yoshiaki (Kawasaki) Tanimoto Michio (Kokubunji) Watanabe Masayuki (Yokohama) Sakaguchi Suguru (Chigasaki) Nishi Kuni, Semiconductor stacked device.
  87. Ludwig David E. (Irvine CA) Saunders Christ H. (Laguna Niguel CA) Some Raphael R. (Williston VT) Stuart John J. (Newport Beach CA), Stack of IC chips in lieu of single IC chip.
  88. Kantner Edward A., Stacked IC card assembly for insertion into stacked receiver.
  89. Kantner Edward A., Stacked IC card assembly for insertion into stacked receivers.
  90. Bellaar Pieter H.,NLX, Stacked chip assembly.
  91. Salatino Matthew M. (Satellite Beach FL), Stacked configuration for integrated circuit devices.
  92. Sobhani Mohi (Encino CA) Brauninger John M. (Los Angeles CA), Stacked high density interconnected integrated circuit system.
  93. Takiar Hem P. (Fremont CA) Lin Peng-Cheng (Cupertino CA), Stacked multi-chip modules and method of manufacturing.
  94. Takiar Hem P. (Fremont CA) Lin Peng-Cheng (Cupertino CA), Stacked multi-chip modules and method of manufacturing.
  95. Takiar Hem P. (Fremont CA) Lin Peng-Cheng (Cupertino CA) Nguyen Luu T. (San Jose CA), Stacked multi-chip modules and method of manufacturing.
  96. Sugano Toshio (Kokubunji JPX) Nagaoka Kohji (Tobu JPX) Tsukui Seiichiro (Komoro JPX) Wakashima Yoshiaki (Kawasaki JPX) Tanimoto Michio (Kokubunji JPX) Watanabe Masayuki (Yokohama JPX) Sakaguchi Sugur, Stacked semiconductor memory device and semiconductor memory module containing the same.
  97. Leibovitz Jacques (San Jose CA) Cobarruviaz Maria L. (Cupertino CA) Scholz Kenneth D. (Palo Alto CA) Chao Clinton C. (Redwood City CA), Stacked solid via formation in integrated circuit systems.
  98. Gaul Stephen Joseph (Melbourne FL), System for interconnecting stacked integrated circuits.
  99. McMillan John R. (Southlake TX) Maslakow William H. (Lewisville TX) Castro Abram M. (Fort Worth TX), Thermally enhanced chip carrier package.
  100. Kornfeld Bruce E. (San Diego CA) Alexander Arthur R. (Valley Center CA), Three dimensional die packaging in multi-chip modules.
  101. Cockerill Martha A. C. (Austin TX) Maltabes John G. (Austin TX) O\Connor Loretta J. (Westford VT) Voldman Steven H. (Burlington VT), Three-dimensional monolithic electronic module having stacked planar arrays of integrated circuit chips.
  102. Moresco Larry L. (San Carlos CA) Horine David A. (Los Altos CA) Wang Wen-Chou V. (Cupertino CA), Three-dimensional multichip module.

이 특허를 인용한 특허 (52)

  1. Karmazyn, Michael J., Angular encapsulation of tandem stacked printed circuit boards.
  2. Crisp, Richard Dewitt; Haba, Belgacem; Zohni, Wael, Co-support for XFD packaging.
  3. Crisp, Richard Dewitt; Haba, Belgacem; Zohni, Wael, Co-support for XFD packaging.
  4. Schoenborn, Theodore Zale, Current sharing in memory packages.
  5. Sasaoka, Kenji; Fukuoka, Yoshitaka, Electronic component built-in wiring board and method for radiating heat generated at the same.
  6. Zohni, Wael, Embedded heat spreader for package with multiple microelectronic elements and face-down connection.
  7. Zohni, Wael, Embedded heat spreader for package with multiple microelectronic elements and face-down connection.
  8. Shim, Il Kwon; Chow, Seng Guan; Kuan, Heap Hoe, Embedded semiconductor die package and method of making the same using metal frame carrier.
  9. Shim, Il Kwon; Chow, Seng Guan; Kuan, Heap Hoe, Embedded semiconductor die package and method of making the same using metal frame carrier.
  10. Shim, Il Kwon; Chow, Seng Guan; Kuan, Heap Hoe, Embedded semiconductor die package and method of making the same using metal frame carrier.
  11. Haba, Belgacem; Zohni, Wael; Crisp, Richard Dewitt, Enhanced stacked microelectronic assemblies with central contacts.
  12. Haba, Belgacem; Zohni, Wael; Crisp, Richard Dewitt, Enhanced stacked microelectronic assemblies with central contacts.
  13. Haba, Belgacem; Zohni, Wael; Crisp, Richard Dewitt, Enhanced stacked microelectronic assemblies with central contacts and improved ground or power distribution.
  14. Haba, Belgacem; Zohni, Wael; Crisp, Richard Dewitt, Enhanced stacked microelectronic assemblies with central contacts and improved ground or power distribution.
  15. Haba, Belgacem; Zohni, Wael; Crisp, Richard Dewitt, Enhanced stacked microelectronic assemblies with central contacts and improved thermal characteristics.
  16. Haba, Belgacem; Zohni, Wael; Crisp, Richard Dewitt, Enhanced stacked microelectronic assemblies with central contacts and improved thermal characteristics.
  17. Haba, Belgacem; Crisp, Richard Dewitt; Zohni, Wael, Flip-chip, face-up and face-down centerbond memory wirebond assemblies.
  18. Haba, Belgacem; Crisp, Richard Dewitt; Zohni, Wael, Flip-chip, face-up and face-down centerbond memory wirebond assemblies.
  19. Haba, Belgacem; Crisp, Richard Dewitt; Zohni, Wael, Flip-chip, face-up and face-down wirebond combination package.
  20. Haba, Belgacem; Crisp, Richard Dewitt; Zohni, Wael, Flip-chip, face-up and face-down wirebond combination package.
  21. Haba, Belgacem; Crisp, Richard Dewitt; Zohni, Wael, Flip-chip, face-up and face-down wirebond combination package.
  22. Tay, Lionel Chien Hui; Pisigan, Jairus Legaspi; Camacho, Zigmund Ramirez, Integrated circuit package system.
  23. Khan, Rezaur Rahman; Zhao, Sam Ziqun, Interconnect structure and formation for package stacking of molded plastic area array package.
  24. Miks, Jeffrey Alan; Liebhard, Markus Karl, Lead-frame method and circuit module assembly including edge stiffener.
  25. Jiang, Tongbi, Method and apparatus for attaching microelectronic substrates and support members.
  26. Fee, Setho Sing; Chye, Lim Thiam; Heppler, Steven W.; Yin, Leng Nam; Tan, Keith; Guay, Patrick; Tian, Edmund Lua Koon; Eng, Yap Kah; Seng, Eric Tan Swee, Methods for assembling semiconductor devices and interposers.
  27. Tsai, Chung-Che; Shan, Wei-Heng, Mold structure for package fabrication.
  28. Schoenborn, Theodore Zale, Multilayer reference plane in package devices.
  29. Haba, Belgacem; Zohni, Wael; Crisp, Richard Dewitt; Mohammed, Ilyas, Multiple die face-down stacking for two or more die.
  30. Haba, Belgacem; Zohni, Wael; Crisp, Richard Dewitt; Mohammed, Ilyas; Lambrecht, Frank, Multiple die face-down stacking for two or more die.
  31. Haba, Belgacem; Zohni, Wael; Crisp, Richard Dewitt; Mohammed, Ilyas; Lambrecht, Frank, Multiple die face-down stacking for two or more die.
  32. Zohni, Wael; Haba, Belgacem, Multiple die stacking for two or more die.
  33. Zohni, Wael; Haba, Belgacem, Multiple die stacking for two or more die.
  34. Zohni, Wael; Haba, Belgacem, Multiple die stacking for two or more die.
  35. Schoenborn, Theodore Zale, Reference plane of integrated circuit packages.
  36. Schoenborn, Theodore Zale, Reference plane of integrated circuit packages.
  37. Shizuno, Yoshinori, Semiconductor device.
  38. Yamane,Tae; Katsuno,Jyouji; Fukaya,Kiyohisa, Semiconductor device and fabrication method of the same.
  39. Jiang, Tongbi; Fee, Setho Sing; Yean, Tay Wuu; Chye, Lim Thiam, Semiconductor device assemblies and packages including multiple semiconductor device components.
  40. Scanlan, Christopher M.; Berry, Christopher J., Semiconductor package in package.
  41. Scanlan, Christopher M.; Berry, Christopher J., Semiconductor package in package.
  42. Sota, Yoshiki, Semiconductor package substrate, semiconductor package.
  43. Sota, Yoshiki, Semiconductor package substrate, semiconductor package.
  44. Zohni, Wael; Haba, Belgacem, Stacked chip-on-board module with edge connector.
  45. Zohni, Wael; Haba, Belgacem, Stacked chip-on-board module with edge connector.
  46. Zohni, Wael; Haba, Belgacem, Stacked chip-on-board module with edge connector.
  47. Jang, Ki Youn; Ha, Jong-Woo; Ju, Jong Wook, Stacked integrated circuit package-in-package system.
  48. Kim, OhSug; Ha, Jong Woo; Ju, Jong Wook, Stacked integrated circuit package-in-package system.
  49. Kim, OhSug; Ha, Jong-Woo; Ju, Jong Wook, Stacked integrated circuit package-in-package system and method of manufacture thereof.
  50. Lee,Seon Goo; Kim,Young Ho; Lee,Choon Heung, Stacking structure for semiconductor chips and a semiconductor package using it.
  51. Sun,Wein Town, System for integrating a circuit on an isolation layer and method thereof.
  52. Tseng, Wei-Cheng; Chen, Chin Te, Window-type multi-chip semiconductor package.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로