$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Method for determining a storage bandwidth optimized memory organization of an essentially digital device

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G06F-017/50
출원번호 US-0360140 (1999-07-23)
발명자 / 주소
  • Sven Wuytack BE
  • Francky Catthoor BE
  • Hugo De Man BE
출원인 / 주소
  • Interuniversitaire Micro-Elektronica Centrum (IMEC VZW) BE
대리인 / 주소
    Knobbe, Martens, Olson & Bear LLP
인용정보 피인용 횟수 : 131  인용 특허 : 2

초록

A formalized method and a design system are described for part of the design decisions, related to memory, involved while designing an essentially digital device. The method and system determine an optimized memory organization starting from a representation of said digital device, the representatio

대표청구항

1. A method of determining an optimized memory organization of an essentially digital device represented by a representation describing the functionality of said digital device, said representation comprising data access instructions on basic groups, being groups of scalar signals, the method compri

이 특허에 인용된 특허 (2)

  1. Balasa Florin ; Catthoor Francky,BEX ; De Man Hugo,BEX, Background memory allocation for multi-dimensional signal processing.
  2. Choi Jong-Deok (Mount Kisco NY) Cytron Ron K. (University City MO) Ferrante Jeanne (Briarcliff NY), System and method for solving monotone information propagation problems.

이 특허를 인용한 특허 (131)

  1. Ramchandran, Amit, Adaptable datapath for a digital processing system.
  2. Ramchandran, Amit, Adaptable datapath for a digital processing system.
  3. Ramchandran, Amit, Adaptable datapath for a digital processing system.
  4. Ramchandran, Amit, Adaptable datapath for a digital processing system.
  5. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter J., Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
  6. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter J., Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
  7. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James, Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
  8. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James, Adaptive integrated circuitry with heterogenous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
  9. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James, Adaptive processor for performing an operation with simple and complex units each comprising configurably interconnected heterogeneous elements.
  10. Master, Paul L.; Uvacek, Bohumir, Apparatus and method for adaptive multimedia reception and transmission in communication environments.
  11. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements.
  12. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements.
  13. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements.
  14. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, system and method for configuration of adaptive integrated circuitry having fixed, application specific computational elements.
  15. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, system and method for configuration of adaptive integrated circuitry having heterogeneous computational elements.
  16. Fleischer, Bruce M.; Geiger, David J.; Ngo, Hung C.; Puri, Ruchir; Ren, Haoxing, Automated critical area allocation in a physical synthesized hierarchical design.
  17. Vorbach, Martin; Baumgarte, Volker; Ehlers, Gerd, Bus systems and reconfiguration methods.
  18. Satish, Nadathur Rajagopalan; Kim, Changkyu; Chhugani, Jatin; Sewall, Jason D., Cache and/or socket sensitive multi-processor cores breadth-first traversal.
  19. Choi, Soo Han; Arikati, Srini; Cilingir, Erdem, Categorized stitching guidance for triple-patterning technology.
  20. Choi, Soo Han; Arikati, Srini; Cilingir, Erdem, Categorized stitching guidance for triple-patterning technology.
  21. Yamamoto, Ryo, Circuit design support apparatus and computer readable medium.
  22. Vorbach, Martin; Münch, Robert, Circuit having a multidimensional structure of configurable cells that include multi-bit-wide inputs and outputs.
  23. Heidari, Ghobad; Chang, Kuor Hsin; Master, Paul L.; Hogenauer, Eugene B.; Scheuermann, Walter James, Communications module, device, and method for implementing a system acquisition function.
  24. Master, Paul L.; Watson, John, Configurable hardware based digital imaging apparatus.
  25. Vorbach, Martin; Nückel, Armin, Configurable logic integrated circuit having a multidimensional structure of configurable elements.
  26. Chen, Doris Tzu-Lang; Singh, Deshanand, Configuring a programmable device using high-level language.
  27. Chen, Doris Tzu-Lang; Singh, Deshanand, Configuring a programmable device using high-level language.
  28. Scheuermann, W. James; Hogenauer, Eugene B., Control node for multi-core system.
  29. Vorbach, Martin; Thomas, Alexander, Data processing device and method.
  30. Vorbach, Martin; Thomas, Alexander, Data processing device and method.
  31. Vorbach, Martin; Thomas, Alexander, Data processing device and method.
  32. Vorbach, Martin; Becker, Jürgen; Weinhardt, Markus; Baumgarte, Volker; May, Frank, Data processing method and device.
  33. Vorbach, Martin; Becker, Jürgen; Weinhardt, Markus; Baumgarte, Volker; May, Frank, Data processing method and device.
  34. Vorbach, Martin; Münch, Robert, Data processor having disabled cores.
  35. Vorbach, Martin, Device including a field having function cells and information providing cells controlled by the function cells.
  36. Saluja, Sanjeev; Mathur, Anmol, Enhancing mergeability of datapaths and reducing datapath widths responsively to required precision.
  37. Furtek, Frederick Curtis; Master, Paul L., External memory controller.
  38. Furtek, Frederick Curtis; Master, Paul L., External memory controller node.
  39. Furtek, Fredrick Curtis; Master, Paul L., External memory controller node.
  40. Furtek, Fredrick Curtis; Master, Paul L., External memory controller node.
  41. Vorbach, Martin; May, Frank, Hardware definition method including determining whether to implement a function as hardware or software.
  42. Scheuermann,Walter James, Hardware implementation of the secure hash standard.
  43. Scheuermann, W. James; Hogenauer, Eugene B., Hardware task manager.
  44. Scheuermann, W. James; Hogenauer, Eugene B., Hardware task manager.
  45. Scheuermann, W. James; Hogenauer, Eugene B., Hardware task manager.
  46. Scheuermann, W. James; Hogenauer, Eugene B., Hardware task manager.
  47. Okada, Kazuhisa; Nishida, Koichi, High-level synthesis method and storage medium storing the same.
  48. Vorbach, Martin; Münch, Robert, I/O and memory bus system for DFPS and units with two- or multi-dimensional programmable cell architectures.
  49. Vorbach, Martin; Münch, Robert, I/O and memory bus system for DFPS and units with two- or multi-dimensional programmable cell architectures.
  50. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens, Logic cell array and bus system.
  51. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens, Logic cell array and bus system.
  52. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens, Logic cell array and bus system.
  53. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens, Logical cell array and bus system.
  54. Sambhwani, Sharad; Heidari, Ghobad, Low I/O bandwidth method and system for implementing detection and identification of scrambling codes.
  55. Sambhwani, Sharad; Heidari, Ghobad, Low I/O bandwidth method and system for implementing detection and identification of scrambling codes.
  56. Sambhwani,Sharad; Heidari,Ghobad, Low I/O bandwidth method and system for implementing detection and identification of scrambling codes.
  57. Go, Susie; Wilkes, John, Method and apparatus for computing data storage assignments.
  58. Ludwig, Michael G.; Kolhe, Jayant B.; Glanville, Robert Steven; Berry, Geoffrey C.; Beylin, Boris; Bunnell, Michael T., Method and apparatus for register allocation in presence of hardware constraints.
  59. Geiger, Davi; Ishikawa, Hiroshi, Method and apparatus for segmenting an image in order to locate a part thereof.
  60. Geiger, Davi; Ishikawa, Hiroshi, Method and apparatus for segmenting an image in order to locate a part thereof.
  61. Geiger, Davi; Ishikawa, Hiroshi, Method and apparatus for segmenting an image in order to locate a part thereof.
  62. Geiger,Davi; Ishikawa,Hiroshi, Method and apparatus for segmenting an image in order to locate a part thereof.
  63. Vorbach, Martin; May, Frank; Nuckel, Armin, Method and device for processing data.
  64. Vorbach, Martin; May, Frank; Nuckel, Armin, Method and device for processing data.
  65. Master, Paul L., Method and system for achieving individualized protected space in an operating system.
  66. Vorbach, Martin; Münch, Robert, Method and system for alternating between programs for execution by cells of an integrated circuit.
  67. Master, Paul L., Method and system for creating and programming an adaptive computing engine.
  68. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
  69. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
  70. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
  71. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
  72. Scheuermann, W. James, Method and system for reconfigurable channel coding.
  73. Scheuermann, W. James, Method and system for reconfigurable channel coding.
  74. Scheuermann, W. James, Method and system for reconfigurable channel coding.
  75. Scheuermann, W. James, Method and system for reconfigurable channel coding.
  76. Vorbach, Martin, Method for debugging reconfigurable architectures.
  77. Vorbach, Martin, Method for debugging reconfigurable architectures.
  78. Vorbach, Martin; May, Frank; Nückel, Armin, Method for debugging reconfigurable architectures.
  79. Vorbach,Martin, Method for debugging reconfigurable architectures.
  80. Vorbach, Martin; Nückel, Armin, Method for interleaving a program over a plurality of cells.
  81. Vorbach, Martin; Nückel, Armin; May, Frank; Weinhardt, Markus; Cardoso, Joao Manuel Paiva, Method for processing data.
  82. Vorbach, Martin; May, Frank; Nückel, Armin, Method for the translation of programs for reconfigurable architectures.
  83. Cohen,Erwin B.; Cook,Thomas E.; Govett,Ian R.; Kartschoke,Paul D.; Kosonocky,Stephen V.; Sandon,Peter A.; Williams,Keith R., Method of dynamically controlling cache size.
  84. Vorbach, Martin; Munch, Robert M., Method of self-synchronization of configurable elements of a programmable module.
  85. Vorbach, Martin; Münch, Robert M., Method of self-synchronization of configurable elements of a programmable module.
  86. Vorbach, Martin; Münch, Robert M., Method of self-synchronization of configurable elements of a programmable module.
  87. Master,Paul L.; Hogenauer,Eugene; Wu,Bicheng William; Chuang,Dan MingLun; Freeman Benson,Bjorn, Method, system and program for developing and scheduling adaptive integrated circuity and corresponding control or configuration information.
  88. Vorbach, Martin; Baumgarte, Volker, Methods and devices for treating and processing data.
  89. Vorbach, Martin; Baumgarte, Volker, Methods and devices for treating and processing data.
  90. Vorbach, Martin; Baumgarte, Volker, Methods and devices for treating and processing data.
  91. Vorbach,Martin; Baumgarte,Volker, Methods and devices for treating and processing data.
  92. Yang, Kai; Chae, Chan-Byoung; Calin, Doru; Rouffet, Denis; Yiu, Simon, Methods for reducing interference in a communication system.
  93. Bhardwaj, Vivek; Levitsky, Oleg; Gupta, Dinesh, Methods for single pass parallel hierarchical timing closure of integrated circuit designs.
  94. Pedenon, Arnaud; Lenoble, Philippe; Nauts, Claire, Methods, systems, and computer program product for parallelizing tasks in processing an electronic circuit design.
  95. Rehg,James M.; Knobe,Kathleen, On-line scheduling of constrained dynamic applications for parallel targets.
  96. Vorbach, Martin, Parallel task operation in processor and reconfigurable coprocessor configured based on information in link list including termination information for synchronization.
  97. Vorbach, Martin; Baumgarte, Volker; Ehlers, Gerd; May, Frank; Nückel, Armin, Pipeline configuration protocol and configuration unit communication.
  98. Vorbach, Martin; Baumgarte, Volker; Ehlers, Gerd; May, Frank; Nückel, Armin, Pipeline configuration protocol and configuration unit communication.
  99. Saluja, Sanjeev; Mathur, Anmol, Procedure for optimizing mergeability and datapath widths of data flow graphs.
  100. Vorbach, Martin; Münch, Robert, Process for automatic dynamic reloading of data flow processors (DFPs) and units with two- or three-dimensional programmable cell architectures (FPGAs, DPGAs, and the like).
  101. Vorbach, Martin, Processor arrangement on a chip including data processing, memory, and interface elements.
  102. Vorbach, Martin; Münch, Robert, Processor chip for reconfigurable data processing, for processing numeric and logic operations and including function and interconnection control units.
  103. Vorbach, Martin; Nückel, Armin, Processor chip including a plurality of cache elements connected to a plurality of processor cores.
  104. Master, Paul L., Profiling of software and circuit designs utilizing data operation analyses.
  105. Vorbach, Martin, Reconfigurable elements.
  106. Vorbach, Martin, Reconfigurable elements.
  107. Vorbach, Martin; Baumgarte, Volker, Reconfigurable general purpose processor having time restricted configurations.
  108. Vorbach,Martin; M?nch,Robert, Reconfigurable multidimensional array processor allowing runtime reconfiguration of selected individual array cells.
  109. Vorbach, Martin, Reconfigurable sequencer structure.
  110. Vorbach, Martin, Reconfigurable sequencer structure.
  111. Vorbach, Martin, Reconfigurable sequencer structure.
  112. Vorbach, Martin, Reconfigurable sequencer structure.
  113. Vorbach,Martin, Reconfigurable sequencer structure.
  114. Saluja, Sanjeev; Mathur, Anmol, Reducing datapath widths by rebalancing data flow topology.
  115. Saluja, Sanjeev; Mathur, Anmol, Reducing datapath widths responsively to upper bound on information content.
  116. Vandecappelle, Arnout; van Meeuwen, Tycho; van Zelst, Allert; Catthoor, Francky, Resource interconnection patterns in a customized memory organization context.
  117. Vorbach, Martin; Bretz, Daniel, Router.
  118. Vorbach,Martin; Bretz,Daniel, Router.
  119. Vorbach, Martin; Münch, Robert, Runtime configurable arithmetic and logic cell.
  120. Metzgen, Paul, Software-to-hardware compiler.
  121. Metzgen,Paul, Software-to-hardware compiler.
  122. Metzgen,Paul, Software-to-hardware compiler.
  123. Metzgen, Paul, Software-to-hardware compiler with symbol set inference analysis.
  124. Metzgen,Paul, Software-to-hardware compiler with symbol set inference analysis.
  125. Master,Paul L.; Watson,John, Storage and delivery of device features.
  126. Master, Paul L.; Watson, John, System for adapting device standards after manufacture.
  127. Master, Paul L.; Watson, John, System for authorizing functionality in adaptable hardware devices.
  128. Rehg,James M.; Knobe,Kathleen, System for computing the optimal static schedule using the stored task execution costs with recent schedule execution costs.
  129. Katragadda, Ramana; Spoltore, Paul; Howard, Ric, Task definition for specifying resource requirements.
  130. Arora, Sumit; Levitsky, Oleg; Kumar, Amit; Singh, Sushobhit, Timing budgeting of nested partitions for hierarchical integrated circuit designs.
  131. Allison, John W., Treatment delivery optimization.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트