$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Field-effect transistor 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-021/84
  • H01L-029/786
출원번호 US-0380611 (1999-09-15)
우선권정보 NO-0000224 (1998-01-16); NO-0005472 (1998-11-23)
국제출원번호 PCT/NO99/00013 (1999-01-14)
§371/§102 date 19990915 (19990915)
국제공개번호 WO99/40631 (1999-08-12)
발명자 / 주소
  • Rolf Magnus Berggren SE
  • Bengt Goran Gustafsson SE
  • Johan Roger Axel Karlsson SE
출원인 / 주소
  • Thin Film Electronics ASA NO
대리인 / 주소
    Jacobson Holman, PLLC
인용정보 피인용 횟수 : 45  인용 특허 : 11

초록

A field-effect transistor is made with electrodes (2, 4, 5) and isolators (3) in vertically provided layers, such that at least the electrodes (4, 5) and the isolators (3) form a step (6) oriented vertically relative to the first electrode (2) or the substrate (1). Implemented as a junction field-ef

대표청구항

1. A field-effect transistor forming a junction field-effect transistor (JFET) with substantially vertical geometry, wherein the transistor comprises a planar substrate of non-conducting material, a layer of conducting material which comprises a first electrode provided on the substrate, a layer of

이 특허에 인용된 특허 (11)

  1. Burns ; Jr. Stuart Mcallister ; Hanafi Hussein Jbrahim ; Welser Jeffrey J., 2F-square memory cell for gigabit memory applications.
  2. Pfiester James R. (Austin TX), Insulated gate field effect device.
  3. Ha Hyoung C. (Kwangmyungsi KRX), Method of fabricating a thin film transistor having vertical channel.
  4. Dandekar Niru V. (Nashua NH), Semiconductor device having a control gate with reduced semiconductor contact.
  5. Shimbo Masafumi (Tokyo JPX), Thin film transistor.
  6. Kim Hyung Tae,KRX ; Yang Woun Suck,KRX, Thin film transistor and a fabricating method therefor.
  7. Park Joon Young,KRX ; Gil Gyoung Seon,KRX ; Cho Seok Won,KRX, Thin film transistor and method for fabricating the same.
  8. Jackson Thomas N. (Ossining NY), Vertical MESFET with mesa step defining gate length.
  9. Parsons James D. (Newbury Park CA) Snyder David E. (Seattle WA), Vertical channel field effect transistor.
  10. Parsons James D. (Newbury Park CA) Snyder David E. (Seattle WA), Vertical channel field effect transistor.
  11. Hollis Mark A. (Concord MA) Bozler Carl O. (Sudbury MA) Nichols Kirby B. (Chelmsford MA) Bergeron ; Jr. Normand J. (New Bedford MA), Vertical transistor device fabricated with semiconductor regrowth.

이 특허를 인용한 특허 (45)

  1. Bulovic, Vladimir; Mandell, Aaron; Perlman, Andrew, Addressable and electrically reversible memory switch.
  2. Ellinger, Carolyn Rae; Nelson, Shelby Forrester; Morton, Christopher R., Bottom-gate and top-gate VTFTs on common structure.
  3. Yamazaki, Shunpei; Arai, Yasuyuki, Display device and method of fabricating the same.
  4. Yamazaki, Shunpei; Arai, Yasuyuki, Display device and method of fabricating the same.
  5. Yamazaki, Shunpei; Arai, Yasuyuki, Display device and method of fabricating the same.
  6. Yamazaki, Shunpei; Arai, Yasuyuki, Display device and method of fabricating the same.
  7. Yamazaki, Shunpei; Arai, Yasuyuki, Display device and method of fabricating the same.
  8. Yamazaki, Shunpei; Arai, Yasuyuki, Display device and method of fabricating the same.
  9. Yamazaki,Shunpei; Arai,Yasuyuki, Display device comprising contrast medium.
  10. Mandell, Aaron; Perlman, Andrew, Floating gate memory device using composite molecular material.
  11. Li, Jian; Mu, Xiao-Chun; Isenberger, Mark, Low-voltage and interface damage-free polymer memory device.
  12. Krieger, Juri H.; Yudanov, Nikolai, Memory device.
  13. Krieger, Juri H.; Yudanov, Nikolai, Memory device.
  14. Krieger, Juri H.; Yudanov, Nikolai, Memory device.
  15. Krieger, Juri H.; Yudanoy, Nikolai, Memory device.
  16. Krieger, Juri H.; Yudanov, N. F., Memory device with a self-assembled polymer film and method of making the same.
  17. Krieger, Juri H.; Yudanov, Nikolai, Memory device with active and passive layers.
  18. Krieger, Juri H.; Yudanov, Nikolai, Memory device with active passive layers.
  19. Lu, Lei; Wong, Man; Kwok, Hoi Sing, Metal oxide thin film transistor with channel, source and drain regions respectively capped with covers of different gas permeability.
  20. Hirakata, Yoshiharu; Ishitani, Tetsuji; Fukai, Shuji; Imahayashi, Ryota, Method for manufacturing an organic semiconductor element.
  21. Hirakata, Yoshiharu; Ishitani, Tetsuji; Fukai, Shuji; Imahayashi, Ryota, Method for manufacturing an organic semiconductor element.
  22. Hirakata, Yoshiharu; Ishitani, Tetsuji; Fukai, Shuji; Imahayashi, Ryota, Method for manufacturing an organic semiconductor element.
  23. Cho, Ihl Hyun, Method of manufacturing semiconductor devices.
  24. Krieger, Juri H.; Yudanov, Nikolay F., Molecular memory cell.
  25. Krieger,Juri H; Yudanov,Nicolay F, Molecular memory cell.
  26. Bulovic, Vladimir; Mandell, Aaron; Perlman, Andrew, Molecular memory device.
  27. Arai, Yasuyuki; Shibata, Noriko, Organic semiconductor device.
  28. Hirakata, Yoshiharu; Ishitani, Tetsuji; Fukai, Shuji; Imahayashi, Ryota, Organic semiconductor device.
  29. Yamamoto, Yoshiaki; Oyamada, Takahito; Adachi, Chihaya, Organic semiconductor device.
  30. Yamamoto,Yoshiaki; Oyamada,Takahito; Adachi,Chihaya, Organic semiconductor device.
  31. Hirakata, Yoshiharu; Ishitani, Tetsuji; Fukai, Shuji; Imahayashi, Ryota, Organic semiconductor device and method for manufacturing the same.
  32. Arai, Yasuyuki; Shibata, Noriko, Organic semiconductor device and process of manufacturing the same.
  33. Arai,Yasuyuki; Shibata,Noriko, Organic semiconductor device and process of manufacturing the same.
  34. Kingsborough,Richard P.; Sokolik,Igor, Organic thin film Zener diodes.
  35. Hirakata, Yoshiharu; Ishitani, Tetsuji; Fukai, Shuji; Imahayashi, Ryota, Organic thin film transistor and method of manufacturing the same, and semiconductor device having the organic thin film transistor.
  36. Hirakata, Yoshiharu; Ishitani, Tetsuji; Fukai, Shuji; Imahayashi, Ryota, Organic thin film transistor and method of manufacturing the same, and semiconductor device having the organic thin film transistor.
  37. Hirakata, Yoshiharu; Ishitani, Tetsuji; Fukai, Shuji; Imahayashi, Ryota, Organic thin film transistor and method of manufacturing the same, and semiconductor device having the organic thin film transistor.
  38. Hirakata, Yoshiharu; Ishitani, Tetsuji; Fukai, Shuji; Imahayashi, Ryoto, Organic thin film transistor and method of manufacturing the same, and semiconductor device having the organic thin film transistor.
  39. Kamata,Toshihide; Yoshida,Manabu, Organic thin-film transistor and method of manufacturing the same.
  40. Sirringhaus, Henning; Chang, Jui-Fen; Gwinner, Michael, Patterning.
  41. Sirringhaus, Henning; Carioni, Mario; Gili, Enrico, Printed electronic device.
  42. Bulovic, Vladimir; Mandell, Aaron; Perlman, Andrew, Reversible field-programmable electric interconnects.
  43. Bulovic,Vladimir; Mandell,Aaron; Perlman,Andrew, Reversible field-programmable electric interconnects.
  44. Li,Jian; Mu,Xiao Chun, Stepped structure for a multi-rank, stacked polymer memory device and method of making same.
  45. Yoshioka,Hideki; Watanabe,Mutsumi; Yuasa,Mayumi; Nishiura,Masahide, Ultrasonic picture processing method and ultrasonic picture processing apparatus.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로