$\require{mediawiki-texvc}$
  • 검색어에 아래의 연산자를 사용하시면 더 정확한 검색결과를 얻을 수 있습니다.
  • 검색연산자
검색연산자 기능 검색시 예
() 우선순위가 가장 높은 연산자 예1) (나노 (기계 | machine))
공백 두 개의 검색어(식)을 모두 포함하고 있는 문서 검색 예1) (나노 기계)
예2) 나노 장영실
| 두 개의 검색어(식) 중 하나 이상 포함하고 있는 문서 검색 예1) (줄기세포 | 면역)
예2) 줄기세포 | 장영실
! NOT 이후에 있는 검색어가 포함된 문서는 제외 예1) (황금 !백금)
예2) !image
* 검색어의 *란에 0개 이상의 임의의 문자가 포함된 문서 검색 예) semi*
"" 따옴표 내의 구문과 완전히 일치하는 문서만 검색 예) "Transform and Quantization"

특허 상세정보

Thermal control within systems having multiple CPU performance states

국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판) G06F-001/32    G06F-001/26   
미국특허분류(USC) 713/320; 713/322; 713/323
출원번호 US-0371381 (1999-08-10)
발명자 / 주소
출원인 / 주소
대리인 / 주소
    Schwegman, Lundberg, Woessner & Kluth, P.A.
인용정보 피인용 횟수 : 64  인용 특허 : 6
초록

In a computer system having a processor capable of operating at a plurality of performance states, wherein the plurality of performance states includes a low power state and a high performance state and wherein user threads are executable at each of the performance states, a system and method of controlling heat generated by the computer system. A thermal threshold is set. The system enters the high performance state and begins executing user threads. If, while in high performance state, a determination is made that the thermal threshold is exceeded, a t...

대표
청구항

1. In a computer system having a processor capable of operating at a plurality of performance states, wherein the plurality of performance states includes a low power state and a high performance state and wherein user threads are executable at each of the performance states, a method of controlling heat generated by the computer system, comprising:setting a thermal threshold; executing user threads within the high performance state; detecting when the thermal threshold is exceeded; and when the thermal threshold is exceeded, transitioning to the low pow...

이 특허를 인용한 특허 피인용횟수: 64

  1. Poornachandran, Rajesh; Aissi, Selim. Adaptive thermal throttling with user configuration capability. USP2017109798335.
  2. Goodrum, Alan L.; Tipley, Roger E.. Adjusting power budgets of multiple servers. USP2010047702931.
  3. Zagacki, Paul. Automatic dynamic processor operating voltage control. USP2013018347127.
  4. Zagacki,Paul. Automatic dynamic processor operating voltage control. USP2007127308590.
  5. Menezes, Evandro; Tobias, David F.; Russell, Richard; Altmejd, Morrie. CPU utilization measurement techniques for use in power management. USP2005016845456.
  6. Horrigan,John W.; Thangavelu,Namasivayam; Vargese,George; Holscher,Brian. Cache flushing. USP2008057380063.
  7. Horrigan,John W.; Thangavelu,Namasivayam; Vargese,George; Holscher,Brian. Cache flushing. USP2006087089366.
  8. Lin, I-Ming. Control of performance levels of different types of processors via a user interface. USP20180910067555.
  9. Kawamura, Hiromichi. Controller of power converter. USP2015018926174.
  10. Park, Hee Jun; Kang, Young Hoon; Alton, Ronald Frank; Medrano, Christoper Lee; Anderson, Jon James. Energy efficiency aware thermal management in a multi-processor system on a chip. USP2017029582012.
  11. Park, Hee Jun; Kang, Young Hoon; Alton, Ronald Frank; Medrano, Christopher Lee; Anderson, Jon James. Energy efficiency aware thermal management in a multi-processor system on a chip. USP2018059977439.
  12. Park, Hee Jun; Kang, Young Hoon; Alton, Ronald Frank; Medrano, Christopher Lee; Anderson, Jon James. Energy efficiency aware thermal management in a multi-processor system on a chip based on monitored processing component current draw. USP2017119823673.
  13. Pippin,Jack D.. Fail-safe thermal sensor apparatus and method. USP2007067228508.
  14. Nalawadi,Rajeev K.; Ramadoss,Murali. GUID, PnPID, isochronous bandwidth based mechanism for achieving memory controller thermal throttling. USP2007077243041.
  15. Bondalapati, Kiran; Talisayon, Magiting M.. Hardware assisted performance state management based on processor state changes. USP2014048707063.
  16. Mowry, Anthony C.; Farber, David G.; Austin, Michael J.; Moore, John E.. Heat management using power management information. USP2014038665592.
  17. Peterson, Chris E.; Shabbir, Hasnain; Artman, Paul T.. Information handling system dynamic acoustical management. USP2017069671839.
  18. Artman, Paul T.; Dube, Shawn J.. Information handling system dynamic fan power management. USP2016059329586.
  19. Kojou, Akihiro; Oda, Hiroyuki. Information processing apparatus and control method for transitioning a state of a communication path between an active state and a standby state. USP2009057539883.
  20. Goodrum, Alan L.; Tipley, Roger E.; Basile, Barry S.. Maintaining a power budget. USP2010077757107.
  21. Goodrum, Alan L.; Tipley, Roger E.. Method and apparatus for adjusting power consumption during server initial system power performance state. USP2009107607030.
  22. Bieswanger,Andreas; Eisen,Lee Evan; Fields, Jr.,James Stephen; Floyd,Michael Stephen; McCredie,Bradley David; Nayar,Naresh. Method and apparatus for autonomic policy-based thermal management in a data processing system. USP2007037194645.
  23. Laudon,James P.; McAllister,Curtis R.. Method and apparatus for controlling power consumption in multiprocessor chip. USP2008117454631.
  24. de Cesare,Josh; Culbert,Michael; Cox,Keith. Method and apparatus for dynamic power management in a processor system. USP2007077240223.
  25. Tobias, David F.; Menezes, Evandro; Russell, Richard; Altmejd, Morrie. Method and apparatus for improving responsiveness of a power management system in a computing device. USP2010017647513.
  26. Athas, William C.. Method and apparatus for increasing the operating frequency of an electronic circuit. USP2010037689846.
  27. Pippin,Jack D.. Method and apparatus for programmable thermal sensor for an integrated circuit. USP2007057216064.
  28. Mirov, Russell N.; Cekleov, Michel; Young, Mark; Baldwin, William M.. Method and apparatus for reducing power consumption. USP2004066748546.
  29. Williams, Michael W.; Dodd, James M.. Method and apparatus for reducing the rate of commands being issued if the rate exceeds a threshold which is based upon a temperature curve. USP2004086772352.
  30. Luick,David Arnold. Method and apparatus to eliminate processor core hot spots. USP2006087086058.
  31. Artman, Paul; Berke, Stuart. Method and system for managing the power consumption of an information handling system. USP2012128341433.
  32. Artman, Paul; Berke, Stuart Allen. Method and system for managing the power consumption of an information handling system. USP2014078775832.
  33. Plante,Stephane G.; Vert,John D.; Oshins,Jacob. Method and system for using idle threads to adaptively throttle a computer. USP2006067058824.
  34. Cooper,Barnes; Kobayashi,Grant H.. Method for providing power management on multi-threaded processor by using SMM mode to place a physical processor into lower power state. USP2006127152169.
  35. Dai, Xia. Method, apparatus, and machine-readable medium to enhance microprocessor performance. USP2004036714890.
  36. Desai, Dhruv Manmohandas; Gruendler, Nickolas J.; Morrell, Carl A.; Shippy, Gary R.; Scollard, Michael Leo; Steinmetz, Michael Joseph; Ware, Malcolm Scott; Wood, Christopher L.. Method, system and calibration technique for power measurement and management over multiple time frames. USP2011017873855.
  37. Song, Justin; Bodas, Devadatta V.; Falik, Ohad; Naveh, Alon; Pardo, Ilan; Aggarwal, Anil; Muthrasanallur, Sridhar; Crossland, James B.. Method, system, and apparatus for rerouting interrupts in a multi-core processor. USP2011067962771.
  38. de Cesare, Joshua; Semeria, Bernard; Smith, Michael. Methods and systems for power efficient instruction queue management in a data processing system. USP2013068473764.
  39. de Cesare, Joshua; Semeria, Bernard Joseph; Smith, Michael. Methods and systems for power management in a data processing system. USP2014068762755.
  40. de Cesare, Joshua; Semeria, Bernard; Smith, Michael. Methods and systems for power management in a data processing system. USP2012038145928.
  41. de Cesare, Joshua; Cox, Keith Alan; Begeman, Nathaniel; Hauck, Jerry. Methods and systems to dynamically manage performance states in a data processing system. USP2014028645740.
  42. de Cesare, Joshua; Cox, Keith; Dyke, Kenneth C.. Methods and systems to dynamically manage performance states in a data processing system. USP2012078230124.
  43. Hyland,Robert Francis; Misgen,Marvin Miles; Prisco,Joseph Frank. Monitoring and real-time heat load control based upon server and environmental parameters. USP2009027493193.
  44. Altmejd, Morrie; Menezes, Evandro; Tobias, Dave. Performance and power optimization via block oriented performance measurement and control. USP2005056895520.
  45. Brock, Bishop C.; Carter, John B.; Drake, Alan J.; Floyd, Michael S.; Lefurgy, Charles R.; Ware, Malcolm S.. Performance control of frequency-adapting processors by voltage domain adjustment. USP2013098527801.
  46. Atkins, Robert G.; Cohen, Edward N; Corcoran, Philip M; Seminaro, Edward J. Power bus current bounding using local current-limiting soft-switches and device requirements information. USP2013018352758.
  47. Wolfe, Andrew. Power management for processor. USP2018039915994.
  48. Wolfe, Andrew. Power management for processor. USP2014058738949.
  49. E, Sun Zheng; Song, Ting Lok; Teoh, Poh Thiam; Chin, Jennifer; Gan, Say Cheong; Lim, Sujea; Lim, Su Wei. Processor hiding its power-up latency with activation of a root port and quickly sending a downstream cycle. USP2017029563256.
  50. Greiner, Robert J.; Inkley, Benson D.; Schultz, Nathan C.. Processor temperature control interface. USP2010077761723.
  51. Williams, Timothy J.. Reset scheme for microcontrollers. USP2003096629265.
  52. Tobias,David F.; Menezes,Evandro; Russell,Richard; Altmejd,Morrie. System and method for controlling an intergrated circuit to enter a predetermined performance state by skipping all intermediate states based on the determined utilization of the intergrated circuit. USP2007087254721.
  53. Nakazato, Ryu; Maeda, Mayumi. System and method for implementing a user specified processing speed in a computer system and for overriding the user specified processing speed during a startup and shutdown process. USP2004016681336.
  54. Cunningham, Adam; Lee, Kwangyoon; Oclima, Melanie. System and method for intelligent thermal management using dynamic performance floors in a portable computing device. USP20180710037258.
  55. Chen,Yu. System and method for throttling a clock speed by comparing a power value with a predetermined power value wherein the predetermined power value is based on an increasing rate of a parameter. USP2006037017058.
  56. Miller, Larry James. Systems and methods for allocation of environmentally regulated slack. USP2016109465664.
  57. Avudaiyappan, Karthikeyan; Abdallah, Mohammad. Systems and methods for non-blocking implementation of cache flush instructions. USP2017129842056.
  58. Zaitsev, Oleg V.. Systems and methods for policy-based program configuration. USP2011128079060.
  59. Pippin, Jack D.. Temperature averaging thermal sensor apparatus and method. USP2009097587262.
  60. Pippin, Jack D.. Temperature-based clock frequency controller apparatus and method. USP2010077761274.
  61. Pippin, Jack D.. Temperature-based cooling device controller apparatus and method. USP2005126975047.
  62. Pippin, Jack D.. Temperature-based cooling device controller apparatus and method. USP2003106630754.
  63. Lin, Jim J.; Kattel, Kiran B.. Thermal control apparatus and methodology. USP2016079383789.
  64. Helms, Frank P.; Brinkley, Jeffrey A.. Variable maximum die temperature based on performance state. USP2005056889332.