$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Voltage generator for compensating for temperature dependency of memory cell current 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-035/00
  • H03K-003/42
출원번호 US-0624007 (2000-07-21)
우선권정보 JP-0207794 (1999-07-22)
발명자 / 주소
  • Ken Takeuchi JP
  • Tomoharu Tanaka JP
출원인 / 주소
  • Kabushiki Kaisha Toshiba JP
대리인 / 주소
    Banner & Witcoff, Ltd.
인용정보 피인용 횟수 : 81  인용 특허 : 6

초록

A voltage generator includes first to fourth current sources, first to fourth MOS transistors and a resistor. The first and second current sources created constant currents which are independent of a temperature change, and the third and fourth current sources create currents which vary in proportio

대표청구항

1. A voltage generator comprising:a first terminal acting as an output terminal; a constant current source connected to said first terminal, for supplying or discharging a constant current which is substantially independent of a temperature change to or from said first terminal; a temperature-depend

이 특허에 인용된 특허 (6)

  1. Can Sumer, Bandgap reference voltage circuit with PTAT current source.
  2. Slemmer William Carl, Direct current sum bandgap voltage comparator.
  3. Blauschild Robert A., Fully integrated reference circuit having controlled temperature dependence.
  4. Doorenbos Jerry L., Method of curvature compensation, offset compensation, and capacitance trimming of a switched capacitor band gap reference.
  5. Tanzawa Toru,JPX ; Tanaka Tomoharu,JPX ; Takeuchi Ken,JPX, Nonvolatile semiconductor memory with temperature compensation for read/verify referencing scheme.
  6. Banba Hironori,JPX, Reference voltage generation circuit and reference current generation circuit.

이 특허를 인용한 특허 (81)

  1. Mar, Monte, Apparatus and method for programmable power management in a programmable analog circuit block.
  2. Sullam, Bert; Kutz, Harold; Mar, Monte; Thiagaragen, Eashwar; Williams, Timothy; Wright, David G., Autonomous control in a programmable system.
  3. Kutz, Harold; Mar, Monte; Snyder, Warren, Band-gap reference circuit for providing an accurate reference voltage compensated for process state, process variations and temperature.
  4. Roe, Steve; Nemecek, Craig, Breakpoint control in an in-circuit emulation system.
  5. Wright, David G.; Williams, Timothy J., Circuit and method for improving the accuracy of a crystal-less oscillator having dual-frequency modes.
  6. Crippa, Luca; Ragone, Giancarlo; Sangalli, Miriam; Micheloni, Rino, Circuit and method for retrieving data stored in semiconductor memory cells.
  7. Crippa,Luca; Ragone,Giancarlo; Sangalli,Miriam; Micheloni,Rino, Circuit and method for retrieving data stored in semiconductor memory cells.
  8. Miwa,Toru, Circuitry and device for generating and adjusting selected word line voltage.
  9. Synder, Warren; Sullam, Bert, Clock driven dynamic datapath chaining.
  10. Nemecek, Craig, Conditional branching in an in-circuit emulation system.
  11. Best, Andrew; Ogami, Kenneth; Zhaksilikov, Marat, Configuration of programmable IC design elements.
  12. Dunga, Mohan V.; Higashitani, Masaaki, Data state-based temperature compensation during sensing in non-volatile memory.
  13. Lin,Tser Yu, Device having temperature compensation for providing constant current through utilizing compensating unit with positive temperature coefficient.
  14. Synder, Warren; Sullam, Bert, Dynamically configurable and re-configurable data path.
  15. Nemecek, Craig; Roe, Steve, External interface for event architecture.
  16. Dasgupta, Uday; Yeoh, Wooi Gan, General-purpose temperature compensating current master-bias circuit.
  17. Pleis, Mathew A; Ogami, Kenneth Y; Zhaksilikov, Marat, Graphical user interface for dynamically reconfiguring a programmable device.
  18. Pleis, Matthew A.; Ogami, Kenneth Y.; Zhaksilikov, Marat, Graphical user interface for dynamically reconfiguring a programmable device.
  19. Anderson, Doug, Graphical user interface with user-selectable list-box.
  20. Nemecek, Craig; Roe, Steve, In-circuit emulator and pod synchronized boot.
  21. Seguine, Dennis R., Input/output multiplexer bus.
  22. Sequine, Dennis R., Input/output multiplexer bus.
  23. Chu, Gyo Soo, Internal voltage generating circuit and semiconductor memory device using the same.
  24. Sun, Hongquan, Low-voltage source bandgap reference voltage circuit and integrated circuit.
  25. Hazucha,Peter; Moon,Sung T.; Schrom,Gerhard; Paillet,Fabrice; Karnik,Tanay; De,Vivek, Low-voltage, buffered bandgap reference with selectable output voltage.
  26. Tanzawa,Toru, Method and apparatus for generating read and verify operations in non-volatile memories.
  27. Tanzawa,Toru, Method and apparatus for generating temperature-compensated read and verify operations in flash memories.
  28. Moyal, Nathan; Stiff, Jonathon, Method and circuit for rapid alignment of signals.
  29. Nandi,Prajit, Method and system for independent control of voltage and its temperature co-efficient in non-volatile memory devices.
  30. Kutz, Harold; Snyder, Warren, Method and system for interaction between a processor and a power on reset circuit to dynamically control power states in a microcontroller.
  31. Li,Jun; Nandi,Prajit; Mofidi,Mehrdad, Method for controlling voltage in non-volatile memory systems.
  32. Miwa, Toru, Method for generating and adjusting selected word line voltage.
  33. Perrin, Jon; Seguine, Dennis, Method for parameterizing a user module.
  34. Snyder, Warren S.; Mar, Monte, Microcontroller programmable system on a chip.
  35. Snyder, Warren S.; Mar, Monte, Microcontroller programmable system on a chip.
  36. Snyder, Warren S.; Mar, Monte, Microcontroller programmable system on a chip.
  37. Snyder, Warren, Microcontroller programmable system on a chip with programmable interconnect.
  38. Snyder, Warren S, Microcontroller programmable system on a chip with programmable interconnect.
  39. McDonald, John; Pearson, Jon; Ogami, Kenneth; Anderson, Doug, Model for a hardware device-independent method of defining embedded firmware for programmable systems.
  40. Nakamura, Dai, NAND flash memory.
  41. Yamazaki, Shunpei; Koyama, Jun; Kato, Kiyoshi, Non-volatile memory and semiconductor device.
  42. Yamazaki, Shunpei; Koyama, Jun; Kato, Kiyoshi, Non-volatile memory and semiconductor device.
  43. Yamazaki,Shunpei; Koyama,Jun; Kato,Kiyoshi, Non-volatile memory and semiconductor device.
  44. Takeuchi,Ken; Futatsuyama,Takuya; Kawai,Koichi, Nonvolatile memory cell having current compensated for temperature dependency and data read method thereof.
  45. Kutz, Harold, Numerical band gap.
  46. Snyder, Warren S.; Mar, Monte, PSOC architecture.
  47. Snyder, Warren; Mar, Monte, PSOC architecture.
  48. Snyder, Warren S.; Mar, Monte, PSoC architecture.
  49. Snyder, Warren S.; Mar, Monte, PSoC architecture.
  50. Ogami, Kenneth Y., Power management architecture, method and configuration system.
  51. Ogami, Kenneth Y., Power management architecture, method and configuration system.
  52. Ou yang,Qing; Yang,Howard; Gu,YuFei, Precise voltage/current reference circuit using current-mode technique in CMOS technology.
  53. Snyder, Warren, Programmable microcontroller architecture.
  54. Snyder, Warren; Mar, Monte, Programmable microcontroller architecture(mixed analog/digital).
  55. Snyder, Warren; Mar, Monte, Programmable microcontroller architecture(mixed analog/digital).
  56. Thiagarajan, Eashwar; Sivadasan, Mohandas Palatholmana; Rohilla, Gajender; Kutz, Harold; Mar, Monte, Programmable sigma-delta analog-to-digital converter.
  57. Snyder, Warren; Maheshwari, Dinesh; Ogami, Kenneth; Hastings, Mark, Providing hardware independence to automate code generation of processing device firmware.
  58. Pleis, Matthew A.; Sullam, Bert; Lesher, Todd, Reconfigurable testing system and method.
  59. Kimura,Katsuji, Reference voltage circuit driven by non-linear current mirror circuit.
  60. Ogiwara, Ryu; Takashima, Daisaburo, Reference voltage generating circuit for use of integrated circuit.
  61. Ogiwara, Ryu; Takashima, Daisaburo, Reference voltage generation circuit.
  62. Kubo, Takashi; Itoh, Takashi; Kashiwazaki, Yasuhiro; Ogura, Taku; Furutani, Kiyohiro, Semiconductor memory device enhancing reliability in data reading.
  63. Nemecek, Craig, Sleep and stall in an in-circuit emulation system.
  64. Ogami, Kenneth; Best, Andrew; Zhaksilikov, Marat, System and method for controlling a target device.
  65. Anderson, Douglas H.; Ogami, Kenneth Y., System and method for dynamically generating a configuration datasheet.
  66. Ogami, Kenneth Y.; Hood, Frederick R., System and method for performing next placements and pruning of disallowed placements for programming an integrated circuit.
  67. Ogami, Kenneth Y.; Hood, III, Frederick R., System and method for performing next placements and pruning of disallowed placements for programming an integrated circuit.
  68. Li,Jun; Nandi,Prajit; Mofidi,Mehrdad, System for controlling voltage in non-volatile memory systems.
  69. Sullam, Bert; Snyder, Warren; Mohammed, Haneef, System level interconnect with programmable switching.
  70. Sullam, Bert; Snyder, Warren; Mohammed, Haneef, System level interconnect with programmable switching.
  71. Xu, Chen; Mo, Yaowu, Systems and methods to provide reference current with negative temperature coefficient.
  72. Ogami, Kenneth Y.; Anderson, Doug; Pleis, Matthew; Hood, III, Frederick Redding, Techniques for generating microcontroller configuration information.
  73. Ogami, Kenneth Y.; Anderson, Doug; Pleis, Matthew; Hood, Rick, Techniques for generating microcontroller configuration information.
  74. Venkataraman, Garthik; Kutz, Harold; Mar, Monte, Temperature sensor with digital bandgap.
  75. Oddone, Giorgio; Bedarida, Lorenzo; Chinosi, Mauro, Temperature-compensated current reference circuit.
  76. Beard, Paul; Woodings, Ryan Winfield, Touch wake for electronic devices.
  77. Bartz, Manfred; Zhaksilikov, Marat; Anderson, Doug, User interface for efficiently browsing an electronic document using data-driven tabs.
  78. Marotta, Giulio G.; Vali, Tommaso, Voltage and temperature compensated pulse generator.
  79. Marotta, Giulio G.; Vali, Tommaso, Voltage and temperature compensated pulse generator.
  80. Sivadasan, Mohandas Palatholmana; Rohilla, Gajendar, Voltage controlled oscillator delay cell and method.
  81. Kimura,Katsuji, Voltage reference circuit compensated for non-linearity in temperature characteristic of diode.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로