$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Method and apparatus for controlling contexts of multiple context processing elements in a network of multiple context processing elements 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G06F-015/177
출원번호 US-0322291 (1999-05-28)
발명자 / 주소
  • Ethan Mirsky
  • Robert French
  • Ian Eslick
출원인 / 주소
  • Broadcom Corporation
대리인 / 주소
    Christie, Parker & Hale, LLP
인용정보 피인용 횟수 : 149  인용 특허 : 21

초록

A method and apparatus for providing local control of processing elements in a network of multiple context processing element are provided. A multiple context processing element is configured to store a number of configuration memory contexts. This multiple context processing element maintains data

대표청구항

1. A method for controlling a first multiple context processing element (MCPE) of a plurality of MCPEs, wherein the first MCPE is configured to store one of a plurality of contexts, the method comprising:receiving information in the first MCPE from at least one MCPE of said plurality of MCPEs, the r

이 특허에 인용된 특허 (21)

  1. Mohamed Ahmed Hassan, Architecture and method for sharing TLB entries through process IDS.
  2. Deering Michael F. (Mountain View CA), Arithmetic logic system using the output of a first alu to control the operation of a second alu.
  3. Freeman Ross H. (San Jose CA), Configurable electrical circuit having configurable logic elements and configurable interconnects.
  4. Popli Sanjay (Sunnyvale CA) Pickett Scott (Los Gatos CA) Hawley David (Belmont CA) Moni Shankar (Santa Clara CA) Camarota Rafael C. (San Jose CA), Configuration features in a configurable logic array.
  5. Garverick Tim (Cupertino CA) Camarota Rafael C. (San Jose CA), Dynamic three-state bussing capability in a configurable logic array.
  6. DeHon Andre ; Knight ; Jr. Thomas F. ; Tau Edward ; Bolotski Michael ; Eslick Ian ; Chen Derrick ; Brown Jeremy, Dynamically programmable gate array with multiple contexts.
  7. Casselman Steven Mark (Reseda CA), FPGA virtual computer for executing a sequence of program instructions by successively reconfiguring a group of FPGA in.
  8. Kean Thomas A. (Edinburgh GB6), Hierarchically connectable configurable cellular array.
  9. Cook Peter W. (Mount Kisco NY), IC chips including ALUs and identical register files whereby a number of ALUs directly and concurrently write results to.
  10. Pierce Kerry M. (Canby OR) Erickson Charles R. (Fremont CA) Huang Chih-Tsung (Burlingame CA) Wieland Douglas P. (Sunnyvale CA), Interconnect architecture for field programmable gate array using variable length conductors.
  11. DeHon Andre ; Mirsky Ethan ; Knight ; Jr. Thomas F., Intermediate-grain reconfigurable processing device.
  12. Guyer James M. (Marlboro MA) Epstein David I. (Framingham MA) Keating David L. (Holliston MA) Anderson Walker (Arlington MA) Veres James E. (Framingham MA) Kimmens Harold R. (Hudson MA), Method and apparatus for enhancing the operation of a data processing system.
  13. Leung Wai-Bor (Wescosville PA), Method and apparatus for verifying whether a bitstream received by a field programmable gate array (FPGA) is intended fo.
  14. Yetter Jeffry D., Method and apparatus to eliminate redundant mapping in a TLB utilizing variable sized pages.
  15. Chiarulli Donald M. (4724 Newcomb Dr. Baton Rouge LA 70808) Rudd W. G. (Dept. of Computer Science Oregon State University Corvallis OR 97331) Buell Duncan A. (1212 Chippenham Dr. Baton Rouge LA 70808, Processor utilizing reconfigurable process segments to accomodate data word length.
  16. Agrawal Om P. (San Jose CA) Wright Michael J. (Menlo Park CA) Shen Ju (San Jose CA), Programmable gate array with improved interconnect structure, input/output structure and configurable logic block.
  17. Ong Randy T. (Cupertino CA), Programmable logic device which stores more than one configuration and means for switching configurations.
  18. Trimberger Stephen M. ; Carberry Richard A. ; Johnson Robert Anders ; Wong Jennifer, Programmable logic device with hierarchical confiquration and state storage.
  19. Saccardi Raymond J. (Laurel MD), Reconfigurable pipelined processor.
  20. Gorin Allen L. (Fair Lawn NJ) Makofsky Patrick A. (Randolph NJ) Morton Nancy (Dover NJ) Oliver Neal C. (Madison NJ) Shively Richard R. (Convent Station NJ) Stanziola Christopher A. (Hyde Park NY), Reconfigurable signal processor.
  21. Duong Khue, Tile-based modular routing resources for high density programmable logic device.

이 특허를 인용한 특허 (149)

  1. Simkins, James M.; Young, Steven P.; Wong, Jennifer; New, Bernard J.; Ching, Alvin Y., Applications of cascading DSP slices.
  2. Meyer, James W.; Kanski, Cory, Arbitration system and method for memory responses in a hub-based memory system.
  3. Meyer,James W.; Kanski,Cory, Arbitration system and method for memory responses in a hub-based memory system.
  4. Ching, Alvin Y.; Wong, Jennifer; New, Bernard J.; Simkins, James M.; Thendean, John M.; Wong, Anna Wing Wah; Vadi, Vasisht Mantra, Architectural floorplan for a digital signal processing circuit.
  5. Simkins,James M.; Young,Steven P.; Wong,Jennifer; New,Bernard J.; Ching,Alvin Y., Arithmetic circuit with multiplexed addend inputs.
  6. Wong, Anna Wing Wah; Wong, Jennifer; New, Bernard J.; Ching, Alvin Y.; Thendean, John M.; Simkins, James M.; Vadi, Vasisht Mantra; Schultz, David P., Arithmetic logic unit circuit.
  7. Saito, Miyoshi; Fujisawa, Hisanori; Yoshizawa, Hideki; Tanizawa, Tetsu; Kasama, Ichiro; Kawano, Tetsuo; Imafuku, Kazuaki; Furukawa, Hiroshi; Uriu, Shiro; Wakayoshi, Mitsuharu, Array processor having reconfigurable data transfer capabilities.
  8. Vorbach, Martin; Baumgarte, Volker; Ehlers, Gerd, Bus systems and reconfiguration methods.
  9. Vorbach, Martin; Münch, Robert, Circuit having a multidimensional structure of configurable cells that include multi-bit-wide inputs and outputs.
  10. Furukawa, Hiroshi; Kasama, Ichiro, Computer system including reconfigurable arithmetic device with network of processor elements.
  11. Vorbach, Martin; Nückel, Armin, Configurable logic integrated circuit having a multidimensional structure of configurable elements.
  12. Manohararajah, Valavan; Lewis, David, Configuring programmable integrated circuit device resources as processing elements.
  13. Vorbach, Martin; Thomas, Alexander, Data processing device and method.
  14. Vorbach, Martin; Thomas, Alexander, Data processing device and method.
  15. Vorbach, Martin; Thomas, Alexander, Data processing device and method.
  16. Vorbach, Martin; Becker, Jürgen; Weinhardt, Markus; Baumgarte, Volker; May, Frank, Data processing method and device.
  17. Vorbach, Martin; Becker, Jürgen; Weinhardt, Markus; Baumgarte, Volker; May, Frank, Data processing method and device.
  18. Vorbach, Martin; Münch, Robert, Data processor having disabled cores.
  19. Vorbach, Martin, Device including a field having function cells and information providing cells controlled by the function cells.
  20. New, Bernard J.; Vadi, Vasisht Mantra; Wong, Jennifer; Ching, Alvin Y.; Thendean, John M.; Wong, Anna Wing Wah; Simkins, James M., Digital signal processing block having a wide multiplexer.
  21. Simkins, James M.; Ching, Alvin Y.; Thendean, John M.; Vadi, Vasisht M.; Poon, Chi Fung; Rab, Muhammad Asim, Digital signal processing block with preadder stage.
  22. Simkins, James M.; Wong, Jennifer; New, Bernard J.; Ching, Alvin Y.; Thendean, John M.; Wong, Anna Wing Wah; Vadi, Vasisht Mantra, Digital signal processing circuit having a SIMD circuit.
  23. Vadi, Vasisht Mantra; Wong, Jennifer; New, Bernard J.; Ching, Alvin Y.; Thendean, John M.; Wong, Anna Wing Wah; Simkins, James M., Digital signal processing circuit having a pattern circuit for determining termination conditions.
  24. Vadi, Vasisht Mantra; Wong, Jennifer; New, Bernard J.; Ching, Alvin Y.; Thendean, John M.; Wong, Anna Wing Wah; Simkins, James M., Digital signal processing circuit having a pattern detector circuit.
  25. New, Bernard J.; Wong, Jennifer; Simkins, James M.; Ching, Alvin Y.; Thendean, John M.; Wong, Anna Wing Wah; Vadi, Vasisht Mantra, Digital signal processing circuit having a pattern detector circuit for convergent rounding.
  26. Simkins, James M.; Thendean, John M.; Vadi, Vasisht Mantra; New, Bernard J.; Wong, Jennifer; Wong, Anna Wing Wah; Ching, Alvin Y., Digital signal processing circuit having a pre-adder circuit.
  27. Thendean, John M.; Wong, Jennifer; New, Bernard J.; Ching, Alvin Y.; Simkins, James M.; Wong, Anna Wing Wah; Vadi, Vasisht Mantra, Digital signal processing circuit having an adder circuit with carry-outs.
  28. Simkins, James M.; Wong, Jennifer; New, Bernard J.; Ching, Alvin Y.; Thendean, John M.; Wong, Anna Wing Wah; Vadi, Vasisht Mantra, Digital signal processing circuit having input register blocks.
  29. Simkins, James M.; Wong, Jennifer; New, Bernard J.; Ching, Alvin Y.; Thendean, John M.; Wong, Anna Wing Wah; Vadi, Vasisht Mantra; Schultz, David P., Digital signal processing element having an arithmetic logic unit.
  30. LaBerge, Paul A., Dynamic command and/or address mirroring system and method for memory modules.
  31. LaBerge,Paul A., Dynamic command and/or address mirroring system and method for memory modules.
  32. Vorbach, Martin; May, Frank, Hardware definition method including determining whether to implement a function as hardware or software.
  33. Vorbach, Martin; Münch, Robert, I/O and memory bus system for DFPS and units with two- or multi-dimensional programmable cell architectures.
  34. Vorbach, Martin; Münch, Robert, I/O and memory bus system for DFPS and units with two- or multi-dimensional programmable cell architectures.
  35. Vorbach,Martin; M체nch,Robert, Internal bus system for DFPS and units with two-or multi-dimensional programmable cell architectures, for managing large volumes of data with a high interconnection complexity.
  36. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens, Logic cell array and bus system.
  37. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens, Logic cell array and bus system.
  38. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens, Logic cell array and bus system.
  39. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens, Logical cell array and bus system.
  40. Simkins,James M.; Young,Steven P.; Wong,Jennifer; New,Bernard J.; Ching,Alvin Y., Mathematical circuit with dynamic rounding.
  41. Lee, Terry R.; Jeddeloh, Joseph, Memory hub and access method having internal prefetch buffers.
  42. Lee,Terry R.; Jeddeloh,Joseph, Memory hub and access method having internal prefetch buffers.
  43. Lee,Terry R.; Jeddeloh,Joseph M., Memory hub and access method having internal prefetch buffers.
  44. Jeddeloh,Joseph M., Memory hub and access method having internal row caching.
  45. Jobs, Jeffrey R.; Stenglein, Thomas A., Memory hub architecture having programmable lane widths.
  46. Jobs, Jeffrey R.; Stenglein, Thomas A., Memory hub architecture having programmable lane widths.
  47. Jobs, Jeffrey R.; Stenglein, Thomas A., Memory hub architecture having programmable lane widths.
  48. Jobs, Jeffrey R.; Stenglein, Thomas A., Memory hub architecture having programmable lane widths.
  49. Jobs,Jeffrey R.; Stenglein,Thomas A., Memory hub architecture having programmable lane widths.
  50. Jeddeloh,Joseph M., Memory hub bypass circuit and method.
  51. Jeddeloh,Joseph M., Memory hub bypass circuit and method.
  52. Pax, George E.; Greeff, Roy E., Memory module and method having improved signal routing topology.
  53. Pax, George E.; Greeff, Roy E., Memory module and method having improved signal routing topology.
  54. Pax,George E.; Greeff,Roy E., Memory module and method having improved signal routing topology.
  55. Pax,George E.; Greeff,Roy E., Memory module and method having improved signal routing topology.
  56. Pax,George E.; Greeff,Roy E., Memory module and method having improved signal routing topology.
  57. Jeddeloh, Joseph M.; Lee, Terry R., Memory modules having a memory hub containing a posted write buffer, a memory device interface and a link interface, and method of posting write requests in memory modules.
  58. New, Bernard J.; Young, Steven P., Method and apparatus for incorporating a multiplier into an FPGA.
  59. Vorbach, Martin; May, Frank; Nuckel, Armin, Method and device for processing data.
  60. Vorbach, Martin; May, Frank; Nuckel, Armin, Method and device for processing data.
  61. Ghodrat, Fataneh F.; Thomas, David A., Method for allocating priorities to plurality of DMA engines for processing data packets based on bus phase and transactions status.
  62. Vorbach, Martin; Munch, Robert, Method for deadlock-free configuration of dataflow processors and modules with a two- or multidimensional programmable cell structure (FPGAs, DPGAs, etc.).
  63. Vorbach, Martin, Method for debugging reconfigurable architectures.
  64. Vorbach, Martin, Method for debugging reconfigurable architectures.
  65. Vorbach, Martin; May, Frank; Nückel, Armin, Method for debugging reconfigurable architectures.
  66. Vorbach,Martin, Method for debugging reconfigurable architectures.
  67. Vorbach,Martin; May,Frank; N체ckel,Armin, Method for debugging reconfigurable architectures.
  68. Vorbach, Martin; Nückel, Armin, Method for interleaving a program over a plurality of cells.
  69. Vorbach, Martin; Nückel, Armin; May, Frank; Weinhardt, Markus; Cardoso, Joao Manuel Paiva, Method for processing data.
  70. Vorbach, Martin; May, Frank; Nückel, Armin, Method for the translation of programs for reconfigurable architectures.
  71. May,Frank; N?ckel,Armin; Vorbach,Martin, Method for translating programs for reconfigurable architectures.
  72. Wendling, Xavier; Simkins, James M., Method of and circuit for implementing a filter in an integrated circuit.
  73. Vorbach,Martin; M체nch,Robert, Method of hierarchical caching of configuration data having dataflow processors and modules having two-or multidimensional programmable cell structure (FPGAs, DPGAs, etc.).
  74. Vorbach, Martin; Munch, Robert M., Method of self-synchronization of configurable elements of a programmable module.
  75. Vorbach, Martin; Münch, Robert M., Method of self-synchronization of configurable elements of a programmable module.
  76. Vorbach, Martin; Münch, Robert M., Method of self-synchronization of configurable elements of a programmable module.
  77. Vorbach, Martin; Münch, Robert M., Method of self-synchronization of configurable elements of a programmable module.
  78. Vorbach,Martin; M체nch,Robert, Method of self-synchronization of configurable elements of a programmable module.
  79. Vorbach, Martin; M?nch, Robert, Method of self-synchronization of configurable elements of a programmable unit.
  80. Vorbach, Martin; Baumgarte, Volker, Methods and devices for treating and processing data.
  81. Vorbach, Martin; Baumgarte, Volker, Methods and devices for treating and processing data.
  82. Vorbach, Martin; Baumgarte, Volker, Methods and devices for treating and processing data.
  83. Vorbach,Martin; Baumgarte,Volker, Methods and devices for treating and processing data.
  84. Vorbach, Martin, Methods and devices for treating and/or processing data.
  85. Vorbach, Martin, Parallel task operation in processor and reconfigurable coprocessor configured based on information in link list including termination information for synchronization.
  86. Vorbach, Martin; Baumgarte, Volker; Ehlers, Gerd; May, Frank; Nückel, Armin, Pipeline configuration protocol and configuration unit communication.
  87. Vorbach, Martin; Baumgarte, Volker; Ehlers, Gerd; May, Frank; Nückel, Armin, Pipeline configuration protocol and configuration unit communication.
  88. Vorbach,Martin; Baumgarte,Volker; Ehlers,Gerd; May,Frank; N체ckel,Armin, Pipeline configuration unit protocols and communication.
  89. Jeddeloh,Joseph M.; Lee,Terry R., Posted write buffers and methods of posting write requests in memory modules.
  90. Vorbach,Martin; M체nch,Robert, Process for automatic dynamic reloading of data flow processors (DFPS) and units with two-or three-dimensional programmable cell architectures (FPGAS, DPGAS, and the like).
  91. Vorbach, Martin; Münch, Robert, Process for automatic dynamic reloading of data flow processors (DFPs) and units with two- or three-dimensional programmable cell architectures (FPGAs, DPGAs, and the like).
  92. Vorbach, Martin, Processor arrangement on a chip including data processing, memory, and interface elements.
  93. Vorbach, Martin; Münch, Robert, Processor chip for reconfigurable data processing, for processing numeric and logic operations and including function and interconnection control units.
  94. Vorbach, Martin; Nückel, Armin, Processor chip including a plurality of cache elements connected to a plurality of processor cores.
  95. Simkins, James M.; Young, Steven P.; Wong, Jennifer; New, Bernard J.; Ching, Alvin Y., Programmable device with dynamic DSP architecture.
  96. Simkins,James M.; Young,Steven P.; Wong,Jennifer; New,Bernard J.; Ching,Alvin Y., Programmable logic device with cascading DSP slices.
  97. Simkins,James M.; Young,Steven P.; Wong,Jennifer; New,Bernard J.; Ching,Alvin Y., Programmable logic device with pipelined DSP slices.
  98. Vorbach, Martin, Reconfigurable elements.
  99. Vorbach, Martin, Reconfigurable elements.
  100. Vorbach, Martin; Baumgarte, Volker, Reconfigurable general purpose processor having time restricted configurations.
  101. Lee, Terry R.; Jeddeloh, Joseph M., Reconfigurable memory module and method.
  102. Lee, Terry R.; Jeddeloh, Joseph M., Reconfigurable memory module and method.
  103. Lee, Terry R.; Jeddeloh, Joseph M., Reconfigurable memory module and method.
  104. Lee,Terry R.; Jeddeloh,Joseph M., Reconfigurable memory module and method.
  105. Vorbach,Martin; M?nch,Robert, Reconfigurable multidimensional array processor allowing runtime reconfiguration of selected individual array cells.
  106. Vorbach, Martin, Reconfigurable sequencer structure.
  107. Vorbach, Martin, Reconfigurable sequencer structure.
  108. Vorbach, Martin, Reconfigurable sequencer structure.
  109. Vorbach, Martin, Reconfigurable sequencer structure.
  110. Vorbach,Martin, Reconfigurable sequencer structure.
  111. Vorbach, Martin; Bretz, Daniel, Router.
  112. Vorbach,Martin; Bretz,Daniel, Router.
  113. Vorbach,Martin; M?nch,Robert, Run-time reconfiguration method for programmable units.
  114. Vorbach, Martin; Münch, Robert, Runtime configurable arithmetic and logic cell.
  115. Yoshikawa, Takashi; Asano, Shigehiro, Selecting configuration memory address for execution circuit conditionally based on input address or computation result of preceding execution circuit as address.
  116. LaBerge, Paul A., System and method for an asynchronous data buffer having buffer write and read pointers.
  117. LaBerge, Paul A., System and method for an asynchronous data buffer having buffer write and read pointers.
  118. James,Ralph, System and method for communicating the synchronization status of memory modules during initialization of the memory modules.
  119. James,Ralph, System and method for communicating the synchronization status of memory modules during initialization of the memory modules.
  120. Jeddeloh, Joseph M., System and method for memory hub-based expansion bus.
  121. Jeddeloh, Joseph M., System and method for memory hub-based expansion bus.
  122. Jeddeloh,Joseph M., System and method for memory hub-based expansion bus.
  123. Jeddeloh,Joseph M., System and method for memory hub-based expansion bus.
  124. Jeddeloh,Joseph M., System and method for memory hub-based expansion bus.
  125. Jeddeloh,Joseph M., System and method for memory hub-based expansion bus.
  126. Jeddeloh,Joseph M., System and method for memory hub-based expansion bus.
  127. Murphy,Tim, System and method for multiple bit optical data transmission in memory systems.
  128. Murphy,Tim, System and method for multiple bit optical data transmission in memory systems.
  129. Taylor,George R., System and method for optically interconnecting memory devices.
  130. Taylor,George R., System and method for optically interconnecting memory devices.
  131. Taylor,George R., System and method for optically interconnecting memory devices.
  132. Taylor,George R., System and method for optically interconnecting memory devices.
  133. Janzen, Jeffery W., System and method for optimizing interconnections of components in a multichip memory module.
  134. Janzen, Jeffery W., System and method for optimizing interconnections of components in a multichip memory module.
  135. Janzen, Jeffery W., System and method for optimizing interconnections of components in a multichip memory module.
  136. Ryan, Kevin J., System and method for optimizing interconnections of memory devices in a multichip module.
  137. Ryan, Kevin J., System and method for optimizing interconnections of memory devices in a multichip module.
  138. Ryan, Kevin J., System and method for optimizing interconnections of memory devices in a multichip module.
  139. Songer,Christopher; Eslick,Ian S.; French,Robert S., System and method for preparing software for execution in a dynamically configurable hardware environment.
  140. Jeddeloh,Joseph M.; Lee,Terry, System and method for selective memory module power management.
  141. Jeddeloh,Joseph M.; Lee,Terry, System and method for selective memory module power management.
  142. Jeddeloh,Joseph M.; Lee,Terry, System and method for selective memory module power management.
  143. James, Ralph; Jeddeloh, Joe, System and method for transmitting data packets in a computer system having a memory hub architecture.
  144. James, Ralph; Jeddeloh, Joe, System and method for transmitting data packets in a computer system having a memory hub architecture.
  145. James,Ralph; Jeddeloh,Joe, System and method for transmitting data packets in a computer system having a memory hub architecture.
  146. James,Ralph, System and method for using a learning sequence to establish communications on a high-speed nonsynchronous interface in the absence of clock forwarding.
  147. James,Ralph, System and method for using a learning sequence to establish communications on a high-speed nonsynchronous interface in the absence of clock forwarding.
  148. James,Ralph, System and method for using a learning sequence to establish communications on a high-speed nonsynchronous interface in the absence of clock forwarding.
  149. Lee,Terry R.; Jeddeloh,Joseph M., Wavelength division multiplexed memory module, memory system and method.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로