IPC분류정보
국가/구분 |
United States(US) Patent
등록
|
국제특허분류(IPC7판) |
|
출원번호 |
US-0942181
(2001-08-29)
|
우선권정보 |
side the object clamp. 130. An apparatus for planarization of a surface on a wafer comprising: an upper lid; a middle lid; an object having an upper surface, lower surface, and outer diameter, |
발명자
/ 주소 |
- Blalock, Guy T.
- Stroupe, Hugh E.
- Gordon, Brian F.
|
출원인 / 주소 |
|
대리인 / 주소 |
|
인용정보 |
피인용 횟수 :
9 인용 특허 :
50 |
초록
▼
A method of manufacturing semiconductor devices using an improved planarization process for the planarization of the surfaces of the wafer on which the semiconductor devices are formed. The improved planarization process includes the formation of a flat planar surface from a deformable coating on th
A method of manufacturing semiconductor devices using an improved planarization process for the planarization of the surfaces of the wafer on which the semiconductor devices are formed. The improved planarization process includes the formation of a flat planar surface from a deformable coating on the surface of the wafer using a fixed flexible planar interface material contacting the deformable material.
대표청구항
▼
A method of manufacturing semiconductor devices using an improved planarization process for the planarization of the surfaces of the wafer on which the semiconductor devices are formed. The improved planarization process includes the formation of a flat planar surface from a deformable coating on th
A method of manufacturing semiconductor devices using an improved planarization process for the planarization of the surfaces of the wafer on which the semiconductor devices are formed. The improved planarization process includes the formation of a flat planar surface from a deformable coating on the surface of the wafer using a fixed flexible planar interface material contacting the deformable material. method of manufacturing a semiconductor integrated circuit device according to claim 9, wherein the aspect ratio of the hole or trench formed in the first step is larger than 10. 14. A method of manufacturing a semiconductor integrated circuit device, when a silicon-oxide-based insulating film is etched selectively, by means of plasma-etching the insulating film deposited on a semiconductor substrate with an etching gas containing a fluorocarbon-based gas, oxygen and argon gas to form a hole or trench on the silicon-oxide-based insulating film, the method comprising the steps of, executed in order: (a) a first step of etching to form the hole or trench up to the half depth of it by assuming the flow-rate ratio of the oxygen in the etching gas as a first flow-rate ratio to execute etching in the etching process; (b) a second step of etching to form the hole or trench while making the flow-rate ratio of the oxygen in the etching gas lower than the first flow-rate ratio in the etching process of second step to execute etching; wherein the aspect ratio of the hole or trench formed in the first step ranges between 2 and 14. 15. The method of manufacturing a semiconductor integrated circuit device according to claim 14, wherein the aspect ratio of the hole or trench formed in the second step is larger than 10. 16. A method of manufacturing a semiconductor integrated circuit device, when a silicon-oxide based insulating film is etched selectively, by means of plasma-etching the insulating film deposited on a semiconductor substrate with an etching gas containing a fluorocarbon-based gas, oxygen and argon gas to form a hole or trench on the silicon-oxide-based insulating film, the method comprising the steps of, executed in order: (a) a first step of etching to form the hole or trench up to the half depth of it by assuming the flow-rate ratio of the oxygen in the etching gas as a first flow-rate ratio to execute etching in the etching process; (b) a second step of etching to form the hole or trench while making the flow-rate ratio of the oxygen in the etching gas lower than the first flow-rate ratio in the etching process of second step to execute etching; wherein the aspect ratio of the hole or trench formed in the first step ranges between 4 and 12. 17. The method of manufacturing a semiconductor integrated circuit device according to claim 16, wherein the aspect ratio of the hole or trench formed in the second step is larger than 10. 18. A method of manufacturing a semiconductor integrated circuit device, when a silicon-oxide-based insulating film is etched selectively, by means of plasma-etching the insulating film deposited on a semiconductor substrate with an etching gas containing a fluorocarbon-based gas, oxygen and argon gas to form a hole or trench on the silicon-oxide-based insulating film, the method comprising the steps of, executed in order: (a) a first step of etching to form the hole or trench up to the half depth of it by assuming the flow-rate ratio of the oxygen in the etching gas as a first flow-rate ratio to execute etching in the etching process; (b) a second step of etching to form the hole or trench while making the flow-rate ratio of the oxygen in the etching gas lower than the first flow-rate ratio in the etching process of second step to execute etching; wherein the aspect ratio of the hole or trench formed in the first step ranges between 6 and 10. 19. The method of manufacturing a semiconductor integrated circuit device according to claim 18, wherein the aspect ratio of the hole or trench formed in the second step is larger than 10. 20. A method of manufacturing a semiconductor integrated circuit device comprising the steps of: (a) forming a memory-selecting field-effect transistor on a semiconductor substrate; (b) depositing a silicon-nitride-based insulating film on the semiconductor substrate for covering the surface of a gate electrode of a memory-cell-selecting fiel d-effect transistor and the surface of the semiconductor substrate; (c) depositing a silicon-oxide-based insulating film on the semiconductor substrate for covering the silicon-nitride-based insulating film; and (d) executing etching in first step and that in second step in order in accordance with the quantity of CF-based deposit when forming a hole through which the silicon-nitride-based insulating film is exposed on the silicon-oxide insulating film by means of plasma-etching the silicon-oxide insulating film with an etching gas containing a fluorocarbon-based gas, oxygen and argon gas and selectively etching the silicon-oxide-based insulating film; wherein the flow-rate ratio of the oxygen in the etching gas in the second step is made lower than that of the oxygen in the etching gas in the first step. 21. The method of manufacturing a semiconductor integrated circuit device according to claim 20, wherein the first step is automatically changed to the second step by detecting the luminescence intensity of silicon fluoride or carbon nitride detected under etching. 22. The method of manufacturing a semiconductor integrated circuit device according to claim 20, wherein the depth of the hole formed in the first step is upper than the height of the gate electrode of the memory-cell-selecting field effect transistor. 23. The method of manufacturing a semiconductor integrated circuit device according to claim 20, wherein the aspect ratio of the hole formed in the first step ranges between 2 and 14. 24. The method of manufacturing a semiconductor integrated circuit device according to claim 23, wherein the aspect ratio of the hole formed in the first step ranges between 4 and 12. 25. The method of manufacturing a semiconductor integrated circuit device according to claim 20, wherein the aspect ratio of the hole formed in the first step ranges between 6 and 10. 26. The method of manufacturing a semiconductor integrated circuit device according to claim 20, wherein the aspect ratio of the hole formed in the second step is larger than 10. 27. A method of manufacturing a semiconductor integrated circuit device comprising the steps of, executed in order: (a) forming a memory-cell-selecting field effect transistor on a semiconductor substrate; (b) depositing a silicon-oxide-based insulating film on the upper layer of the memory-cell-selecting field effect transistor; and (c) executing the etching in first step and that in second step in order in accordance with the quantity of CF-based deposit when forming a hole for an information-storing capacitive element on the silicon-oxide insulating film by means of plasma-etching the silicon-oxide insulating film with an etching gas containing a fluorocarbon-based gas, oxygen and argon gas and selectively etching the silicon-oxide insulating film; wherein the flow-rate ratio of the oxygen in the etching gas in the second step is make lower than that of the oxygen in the etching gas in the first step. 28. The method of manufacturing a semiconductor integrated circuit device according to claim 27, wherein the first step is changed to the second step in accordance with an etching time. 29. The method of manufacturing a semiconductor integrated circuit device according to claim 27, wherein the depth of the hole formed in the first step is half the thickness of the silicon-oxide insulating film or less. 30. The method of manufacturing a semiconductor integrated circuit device according to claim 27, wherein the aspect ratio of the hole for an information-storing capacitive element formed in the first step ranges between 2 and 14. 31. The method of manufacturing a semiconductor integrated circuit device according to claim 27, wherein the aspect ratio of the hole for an information-storing capacitive element formed in the first step ranges between 4 and 12. 32. The method of manufacturing a semiconductor integrated circuit device according to claim 27, wherein the aspect ratio of the hol e for an information-storing capacitive element formed in the first step ranges between 6 and 10. 33. The method of manufacturing a semiconductor integrated circuit device according to claim 27, wherein the aspect ratio of the hole for an information-storing capacitive element formed in the first step is larger than 12. 34. A method of manufacturing a semiconductor integrated circuit device comprising the steps of, executed in order: (a) forming a memory-selecting field-effect transistor on a semiconductor substrate; (b) depositing a silicon-nitride-based insulating film on the semiconductor substrate for covering the surface of the gate electrode of the memory-cell-selecting field-effect transistor and the surface of the semiconductor substrate; (c) depositing a silicon-oxide-based insulating film on the semiconductor substrate for covering the silicon-nitride-based insulating film; and (d) executing the etching in first step and that in second step in order in accordance with the quantity of CF-based deposit when forming a hole through which the silicon-nitride-based insulating film is exposed on the silicon-oxide insulating film by means of plasma-etching the silicon-oxide insulating film with an etching gas containing a fluorocarbon-based gas, oxygen and argon gas and selectively etching the silicon-oxide-based insulating film; wherein high-frequency power to be applied to a lower electrode of an etching system in the second step is made smaller than that to be applied a lower electrode of an etching system in the first step. 35. A method of manufacturing a semiconductor integrated circuit device comprising the steps of, executed in order: (a) forming a memory-selecting field-effect transistor on a semiconductor substrate; (b) depositing a silicon-oxide-based insulating film on the upper layer of the memory-cell-selecting field effect transistor; and (c) executing the etching in first step and that in second step in order in accordance with the quantity of CF-based deposit when forming a hole for an information-storing capacitive element on the silicon-oxide insulating film by means of plasma-etching the silicon-oxide insulating film with an etching gas containing a fluorocarbon-based gas, oxygen and argon gas and selectively etching the silicon-oxide-based insulating film; wherein high-frequency power to be applied to a lower electrode of an etching system in the second step is made smaller than that to be applied a lower electrode of an etching system in the first step. ethod of claim 4, wherein said conductor pattern is made of a material selected from the group consisting of Ti, W, Mo, To, Al, and alloys thereof. 6. The method of claim 4, wherein said CVD of copper is performed by setting a substrate temperature to not more than 220° C.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.