Apparatus and method for automatically selecting an appropriate signal from a plurality of signals, based on the configuration of a peripheral installed within a computing device
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
G06F-013/10
G06F-001/04
출원번호
US-0378560
(1999-08-19)
발명자
/ 주소
Voit, Paul J.
출원인 / 주소
Micron Technology, Inc.
대리인 / 주소
Knobbe Martens Olson & Bear LLP
인용정보
피인용 횟수 :
22인용 특허 :
5
초록▼
An improved computer clock circuit capable of automatically detecting the internal clock frequency of a peripheral component installed in a peripheral component interconnect (PCI) slot, and supplying the PCI slot with the a clock signal of a specified frequency. In one embodiment, the clock circuit
An improved computer clock circuit capable of automatically detecting the internal clock frequency of a peripheral component installed in a peripheral component interconnect (PCI) slot, and supplying the PCI slot with the a clock signal of a specified frequency. In one embodiment, the clock circuit comprises a reference clock generator having multiple clock frequencies, a phaselocked loop (PLL) based clock driver, and circuitry providing the clock driver with a selection signal indicative of the configuration of a component connected within a PCI slot. The PLL clock driver maintains phase coherency between the input and output signals, thereby reducing setup and hold times within the system and peripheral components. Additionally, the PLL clock driver reduces propagation delays within the clock circuitry, and greatly simplifies implementation of the clock circuit within a given design. In another embodiment of the invention, the clock driver is also used to generate clock signals having a predetermined relationship to those produced by the reference generator, in addition to the clock signal supplied to the PCI slot. A method of automatically selecting and providing a desired clock frequency to a PCI slot is also disclosed.
대표청구항▼
An improved computer clock circuit capable of automatically detecting the internal clock frequency of a peripheral component installed in a peripheral component interconnect (PCI) slot, and supplying the PCI slot with the a clock signal of a specified frequency. In one embodiment, the clock circuit
An improved computer clock circuit capable of automatically detecting the internal clock frequency of a peripheral component installed in a peripheral component interconnect (PCI) slot, and supplying the PCI slot with the a clock signal of a specified frequency. In one embodiment, the clock circuit comprises a reference clock generator having multiple clock frequencies, a phaselocked loop (PLL) based clock driver, and circuitry providing the clock driver with a selection signal indicative of the configuration of a component connected within a PCI slot. The PLL clock driver maintains phase coherency between the input and output signals, thereby reducing setup and hold times within the system and peripheral components. Additionally, the PLL clock driver reduces propagation delays within the clock circuitry, and greatly simplifies implementation of the clock circuit within a given design. In another embodiment of the invention, the clock driver is also used to generate clock signals having a predetermined relationship to those produced by the reference generator, in addition to the clock signal supplied to the PCI slot. A method of automatically selecting and providing a desired clock frequency to a PCI slot is also disclosed. an even date herewith; U.S. patent application Ser. No. 08/993,205 entitled "Method and Apparatus for Constructing Stable Iterators in a Shared Data Collection", filed by Christian J. Callsen and Ken M. Cavanaugh, and filed on an even date herewith; U.S. patent application Ser. No. 08/993,204 entitled, "Method and Apparatus for Efficient Representation of Variable Length Identifiers in a Distributed Object System", filed by Ken M. Cavanaugh, and filed on an even date herewith; U.S. patent application Ser. No. 08/993,287 entitled, "Filter Framework for Executing Code During Method Invocation", filed by Anita Jindal, Ken M. Cavanaugh, Sanjeev Krishnan and Rohit Garg, and filed on an even date herewith; and U.S. patent application Ser. No. 08/993,263 entitled, "Marshaling And Unmarshaling Framework For Supporting Filters In A Distributed Object System", filed by Anita Jindal, Ken M. Cavanaugh and Sanjeev Krishnan, and filed on an even date herewith. message comprising a message body and a default signature fragment located at a predetermined location within a closing of the message body, comprising the steps: displaying the electronic mail message on a display screen; in response to receiving a first input signal, presenting a plurality of electronic mail signature fragments as possible replacement candidates for the default signature fragment; in response to a second input signal, selecting one of the signature fragments for insertion within the electronic mail message; and replacing the default signature fragment with the selected signature fragment by inserting the selected signature fragment into the predetermined location of the electronic mail message; displaying a prompt when a position indicator is positioned proximate to the default signature fragment, the prompt providing an indication that the default signature fragment can be replaced with another signature fragment in response to initiating a predefined user event. 9. The method of claim 8, wherein the first input signal comprises a down indication signal issued by a pointing device in response to depressing a pointing device button when a position indicator is positioned over the default signature fragment on the display screen. 10. The method of claim 8, wherein the default signature fragment is automatically inserted into the electronic mail message based on a context, identifying characteristic or recipient of the electronic mail message. 11. The method of claim 10, wherein the default signature fragment is automatically inserted into the electronic mail message based on whether the electronic mail message is an original electronic mail message or a reply-type electronic mail message. 12. A computer-readable medium on which is stored a program module for inserting one of a plurality of electronic mail signature fragments into an electronic mail message, the program module comprising instructions which, when executed by a computer, perform the steps of: identifying a context of the electronic mail message by determining whether the electronic mail message comprises a reply-type message or an original message; in the event that the electronic mail message comprises the reply-type message, selecting one of a plurality of reply signature fragments representing an electronic mail signature for the reply-type message; in the event that the electronic mail message comprises the original-type message, selecting one of a plurality of new signature fragments representing an electronic mail signature for the original message; and inserting the selected one of the reply signature fragments or the new signature fragments into the electronic mail message, without manual intervention, thereby adding an inserted electronic mail signature to the electronic mail message. 13. The computer-readable medium of claim 12, wherein the step of inserting the selected one of the reply signature fragment or the new signature fragment into the electronic mail message comprises: locating a beginning of an Electronic Mail Signature style field in the electronic mail message; locating an end of the Electronic Mail Signature style field in the electronic mail message; retrieving the selected one of the reply signature fragment or the new signature fragment from a storage mechanism that maintains the plurality of signature fragments; and inserting the selected one of the reply signature fragment or the new signature fragment between the beginning and end of the style field. 14. The computer medium of claim 13, further comprising instructions which, when performed by the computer, comprise the steps: determining a position of a position indicator displayed by a display screen of the computer; in the event that the position indicator is positioned proximate to the inserted electronic mail signature, then displaying a prompt providing an indication that the inserted electronic mail signature can be replaced with a
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (5)
Curry Sean Eugene (Pflugerville TX) Wolford Barry Joe (Austin TX), Generation of a synthetic clock signal in synchronism with a high frequency clock signal and corresponding to a low freq.
Allen, Jonathan Michael; Jones, Steven Paul; Moertl, Daniel Frank; Yanes, Adalberto Guillermo, Clock generation for multiple secondary buses of a PCI bridge.
Thurlo,Clark S.; Hawthorne, III,Lorenza L., Method and apparatus for detecting a device's ability to run at a selected frequency in a PCI non-inhibit bus-connect mode.
Carpenter, Gary Dale; Chandra, Vikas, Method and apparatus having dynamically scalable clock domains for selectively interconnecting subsystems on a synchronous bus.
Whitby-Strevens, Colin; Johas Teener, Michael D., Methods and apparatus for bridged data transmission and protocol translation in a high serialized data system.
Whitby-Strevens, Colin; Johas Teener, Michael, Methods and apparatus for bridged data transmission and protocol translation in a high-speed serialized data system.
Whitby-Strevens, Colin; Johas Teener, Micheal D., Methods and apparatus for bridged data transmission and protocol translation in a high-speed serialized data system.
Whitby Strevens, Colin; Johas Teener, Michael D., Methods and apparatus for high-speed serialized data transfer over network infrastructure using a different protocol.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.