$\require{mediawiki-texvc}$
  • 검색어에 아래의 연산자를 사용하시면 더 정확한 검색결과를 얻을 수 있습니다.
  • 검색연산자
검색연산자 기능 검색시 예
() 우선순위가 가장 높은 연산자 예1) (나노 (기계 | machine))
공백 두 개의 검색어(식)을 모두 포함하고 있는 문서 검색 예1) (나노 기계)
예2) 나노 장영실
| 두 개의 검색어(식) 중 하나 이상 포함하고 있는 문서 검색 예1) (줄기세포 | 면역)
예2) 줄기세포 | 장영실
! NOT 이후에 있는 검색어가 포함된 문서는 제외 예1) (황금 !백금)
예2) !image
* 검색어의 *란에 0개 이상의 임의의 문자가 포함된 문서 검색 예) semi*
"" 따옴표 내의 구문과 완전히 일치하는 문서만 검색 예) "Transform and Quantization"

특허 상세정보

Digital signal processor having distributed register file

국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판) G06F-015/00   
미국특허분류(USC) 712/218; 712/035
출원번호 US-0218346 (1998-12-22)
발명자 / 주소
출원인 / 주소
대리인 / 주소
    Wolf, Greenfield & Sacks, P.C.
인용정보 피인용 횟수 : 50  인용 특허 : 6
초록

A computation block for use in a digital signal processor includes a register file for storage of operands and results and one or more computation units for executing digital signal computations. A first digital signal computation is performed with one of the computation units, and an intermediate result is produced. The intermediate result is transferred from a result output of the computation unit to an intermediate result input of one or more of the computation units without first transferring the intermediate result to the register file. A second dig...

대표
청구항

A computation block for use in a digital signal processor includes a register file for storage of operands and results and one or more computation units for executing digital signal computations. A first digital signal computation is performed with one of the computation units, and an intermediate result is produced. The intermediate result is transferred from a result output of the computation unit to an intermediate result input of one or more of the computation units without first transferring the intermediate result to the register file. A second dig...

이 특허를 인용한 특허 피인용횟수: 50

  1. Ramchandran, Amit. Adaptable datapath for a digital processing system. USP2013028380884.
  2. Ramchandran, Amit. Adaptable datapath for a digital processing system. USP2015049015352.
  3. Ramchandran, Amit. Adaptable datapath for a digital processing system. USP2014048706916.
  4. Ramchandran, Amit. Adaptable datapath for a digital processing system. USP2009107606943.
  5. Hogenauer, Eugene B.. Adaptive computing engine with dataflow graph based sequencing in reconfigurable mini-matrices of composite functional blocks. USP2005036874079.
  6. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter J.. Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2015109164952.
  7. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter J.. Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2013098543795.
  8. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James. Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2013098533431.
  9. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James. Adaptive integrated circuitry with heterogenous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2013098543794.
  10. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James. Adaptive processor for performing an operation with simple and complex units each comprising configurably interconnected heterogeneous elements. USP2013018356161.
  11. Master, Paul L.; Uvacek, Bohumir. Apparatus and method for adaptive multimedia reception and transmission in communication environments. USP2015049002998.
  12. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements. USP2016059330058.
  13. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements. USP2014118880849.
  14. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements. USP2012088250339.
  15. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, system and method for configuration of adaptive integrated circuitry having fixed, application specific computational elements. USP2017039594723.
  16. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, system and method for configuration of adaptive integrated circuitry having heterogeneous computational elements. USP2012078225073.
  17. Heidari, Ghobad; Chang, Kuor Hsin; Master, Paul L.; Hogenauer, Eugene B.; Scheuermann, Walter James. Communications module, device, and method for implementing a system acquisition function. USP2009117620097.
  18. Master, Paul L.; Watson, John. Configurable hardware based digital imaging apparatus. USP2009107609297.
  19. Scheuermann, W. James; Hogenauer, Eugene B.. Control node for multi-core system. USP20190110185502.
  20. Furtek, Frederick Curtis; Master, Paul L.. External memory controller. USP2012098266388.
  21. Furtek, Frederick Curtis; Master, Paul L.. External memory controller node. USP2014078769214.
  22. Furtek, Fredrick Curtis; Master, Paul L.. External memory controller node. USP2011077984247.
  23. Furtek, Fredrick Curtis; Master, Paul L.. External memory controller node. USP2011077979646.
  24. Elzur, Uri; Bachrach, Yuval. Flexible integrated memory. USP2005066906978.
  25. Scheuermann,Walter James. Hardware implementation of the secure hash standard. USP2009027489779.
  26. Scheuermann, W. James; Hogenauer, Eugene B.. Hardware task manager. USP2017059665397.
  27. Scheuermann, W. James; Hogenauer, Eugene B.. Hardware task manager. USP2012068200799.
  28. Scheuermann, W. James; Hogenauer, Eugene B.. Hardware task manager. USP2010017653710.
  29. Scheuermann, W. James; Hogenauer, Eugene B.. Hardware task manager. USP2014078782196.
  30. Sambhwani, Sharad; Heidari, Ghobad. Low I/O bandwidth method and system for implementing detection and identification of scrambling codes. USP2013058442096.
  31. Sambhwani, Sharad; Heidari, Ghobad. Low I/O bandwidth method and system for implementing detection and identification of scrambling codes. USP2010027668229.
  32. Sambhwani,Sharad; Heidari,Ghobad. Low I/O bandwidth method and system for implementing detection and identification of scrambling codes. USP2009037512173.
  33. Master, Paul L.. Method and system for achieving individualized protected space in an operating system. USP2010027660984.
  34. Master, Paul L.. Method and system for creating and programming an adaptive computing engine. USP2011017865847.
  35. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L.. Method and system for managing hardware resources to implement system functions using an adaptive computing architecture. USP2015059037834.
  36. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L.. Method and system for managing hardware resources to implement system functions using an adaptive computing architecture. USP2016079396161.
  37. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L.. Method and system for managing hardware resources to implement system functions using an adaptive computing architecture. USP2013118589660.
  38. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L.. Method and system for managing hardware resources to implement system functions using an adaptive computing architecture. USP2010077752419.
  39. Scheuermann, W. James. Method and system for reconfigurable channel coding. USP2014078767804.
  40. Scheuermann, W. James. Method and system for reconfigurable channel coding. USP2012088249135.
  41. Scheuermann, W. James. Method and system for reconfigurable channel coding. USP2010107809050.
  42. Scheuermann, W. James. Method and system for reconfigurable channel coding. USP2010107822109.
  43. Master,Paul L.; Hogenauer,Eugene; Wu,Bicheng William; Chuang,Dan MingLun; Freeman Benson,Bjorn. Method, system and program for developing and scheduling adaptive integrated circuity and corresponding control or configuration information. USP2009017478031.
  44. Barry,Edwin Frank; Wolff,Edward A.; Marchand,Patrick Rene; Strube,David Carl. Methods and apparatus for establishing port priority functions in a VLIW processor. USP2006047024540.
  45. Master, Paul L.. Profiling of software and circuit designs utilizing data operation analyses. USP2012098276135.
  46. Leijten, Jeroen Anton Johan. Register systems and methods for a multi-issue processor. USP2012018095780.
  47. Master,Paul L.; Watson,John. Storage and delivery of device features. USP2009027493375.
  48. Master, Paul L.; Watson, John. System for adapting device standards after manufacture. USP2009107602740.
  49. Master, Paul L.; Watson, John. System for authorizing functionality in adaptable hardware devices. USP201109E042743.
  50. Katragadda, Ramana; Spoltore, Paul; Howard, Ric. Task definition for specifying resource requirements. USP2012018108656.