I/O and memory bus system for DFPs and units with two- or multi-dimensional programmable cell architectures
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
G06F-013/00
G06F-013/40
G06F-015/80
출원번호
US-0915213
(2001-07-25)
우선권정보
DE-0054595 (1996-12-20)
발명자
/ 주소
Vorbach, Martin
Munch, Robert
출원인 / 주소
PACT GmbH
대리인 / 주소
Kenyon & Kenyon
인용정보
피인용 횟수 :
63인용 특허 :
124
초록▼
A general bus system is provided which combines a number of internal lines and leads them as a bundle to the terminals. The bus system control is predefined and does not require any influence by the programmer. Any number of memories, peripherals or other units can be connected to the bus system (fo
A general bus system is provided which combines a number of internal lines and leads them as a bundle to the terminals. The bus system control is predefined and does not require any influence by the programmer. Any number of memories, peripherals or other units can be connected to the bus system (for cascading).
대표청구항▼
1. A bus system, comprising: a plurality of at least one of individual lines, buses, and subbuses within at least one of a unit including at least one of a data flow processor (DFP), a field programmable gate array (FPGA), a dynamically programmable gate array (DPGA), and a unit having a multi-di
1. A bus system, comprising: a plurality of at least one of individual lines, buses, and subbuses within at least one of a unit including at least one of a data flow processor (DFP), a field programmable gate array (FPGA), a dynamically programmable gate array (DPGA), and a unit having a multi-dimensional programmable cell architecture, the plurality of the at least one of individual lines, buses and subbuses being bundled, wherein the plurality of the at least one individual lines, buses and subbuses at least one of combines multiple units and connects at least one of memories and peripherals, and wherein standard bus systems are used, and wherein the unit includes additional ordinary connections in a manner customary with at least one of the DFP, the FPGA and the DPGA. 2. A system configured to be connected to at least one of an external bus, a peripheral, or an external memory, comprising: a plurality of reconfigurable cells; and an interface unit configured to provide a connection between an at least one of the plurality of reconfigurable cells and the at least one of an external bus, peripheral, and external memory. 3. The system of claim 2, further comprising: an address generator included in the interface unit. 4. The system of claim 3, wherein the address generator is configured to generate addresses for accessing the at least one of the external bus, peripheral and external memory. 5. The system of claim 3, wherein the address generator is programmable. 6. The system of claim 5, wherein the address generator has a programmable base address for a memory access. 7. The system of claim 6, wherein the address generator includes a latch configured to store the programmable base address. 8. The system of claim 5, wherein the address generator has a fixed step width. 9. The system of claim 5, wherein the address generator has a programmable step width for successive memory accesses. 10. The system of claim 9, wherein the address generator includes a latch configured to store the programmable step width. 11. The system of claim 5, wherein the address generator has a programmable end address for successive memory accesses. 12. The system of claim 11, wherein the address generator includes a latch configured to store the programmable end address. 13. The system of claim 5, wherein address generator includes a programmable data transfer counter. 14. A system configured to be connected to an external bus, comprising: a plurality of reconfigurable cells; and a plurality of interface elements configured to share the external bus and to provide connections between the plurality of reconfigurable cells and the external bus. 15. The system configured to be connected to an external bus of claim 14, further comprising: an arbiter connected to each of the plurality of interface elements. 16. The system of claim 15, wherein the arbiter is configured to manage the sharing of the external bus by the plurality of interface elements. 17. A system configured to be connected to at least one of an external bus, a peripheral, or an external memory, comprising: a plurality of reconfigurable cells; a plurality of interface elements; and a cache system coupled to the plurality of interface elements, the cache system configured to cache at least one of reads to or writes from the at least one of the external bus, the peripheral, or the external memory. 18. The system of claim 17, further comprising: a plurality of programmable address generators, each of the plurality of programmable address generators coupled to a respective one of the plurality of interface elements. 19. The system of claim 17, wherein the cache system comprises a cache controller, a tag RAM coupled to the cache controller, and a cache RAM coupled to the cache controller.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (124)
Winters Kel D. (Moscow ID) Owsley Patrick A. (Moscow ID) French Catherine A. (Moscow ID) Bode Robert M. (Moscow ID) Feeley Peter S. (Moscow ID), Adaptive data compression system with systolic string matching logic.
Barker Thomas Norman ; Collins Clive Allan ; Dapp Michael Charles ; Dieffenderfer James Warren ; Grice Donald George ; Kogge Peter Michael ; Kuchinski David Christopher ; Knowles Billy Jack ; Lesmeis, Advanced parallel array processor (APAP).
Dapp Michael Charles ; Dieffenderfer James Warren ; Miles Richard Ernest ; Nier Richard Edward ; Smoral Vincent John ; Stupp James Robert, Advanced parallel array processor computer package.
Barker Thomas N. (Vestal NY) Collins Clive A. (Poughkeepsie NY) Dapp Michael C. (Endwell NY) Dieffenderfer James W. (Owego NY) Grice Donald G. (Kingston NY) Kogge Peter M. (Endicott NY) Kuchinski Dav, Advanced parallel array processor(APAP).
Dapp Michael C. (Endwell NY) Barker Thomas N. (Vestal NY) Dieffenderfer James W. (Owego NY) Knowles Billy J. (Kingston NY) Lesmeister Donald M. (Vestal NY) Nier Richard E. (Apalachin NY) Rolfe David , Advanced parallel processor including advanced support hardware.
Cruickshank Ancil B. (Earlysville VA) Davis Richard K. (Crozet VA), Apparatus with reconfigurable counter includes memory for storing plurality of counter configuration files which respect.
Agrawal Om P. (San Jose CA) Wright Michael J. (Menlo Park CA) Shen Ju (San Jose CA), Array of configurable logic blocks each including a look up table having inputs coupled to a first multiplexer and havin.
Agrawal Om P. (San Jose CA) Wright Michael J. (Menlo Park CA) Shen Ju (San Jose CA), Array of configurable logic blocks including cascadable lookup tables.
Freeman ; deceased Ross H. (late of San Jose CA by Dennis Hersey ; executor), Configurable electrical circuit having configurable logic elements and configurable interconnects.
Popli Sanjay (Sunnyvale CA) Pickett Scott (Los Gatos CA) Hawley David (Belmont CA) Moni Shankar (Santa Clara CA) Camarota Rafael C. (San Jose CA), Configuration features in a configurable logic array.
Shaila Hanrahan ; Christopher E. Phillips, Control fabric unit including associated configuration memory and PSOP state machine adapted to provide configuration address to reconfigurable functional unit.
Ardini ; Jr. Joseph L. (Needham MA) Beckwith Robert F. (Framingham MA) Chen Chi-Ping (Framingham MA) Rodman Paul K. (Ashland MA), Data processing system and method having an improved arithmetic unit.
Kinerk Keith E. (Austin TX) Magliocco Joseph P. (Austin TX) Quan Hoang K. (Austin TX) Pena David A. (Austin TX), Data processor for executing a fuzzy logic operation and method therefor.
Campbell Michael J. (Los Angeles CA) Finn Dennis J. (Los Angeles CA) Tucker George K. (Los Angeles CA) Vahey Michael D. (Manhattan Beach CA) Vedder Rex W. (Playa del Rey CA), Data-flow multiprocessor architecture with three dimensional multistage interconnection network for efficient signal and.
Kemeny Sabrina E. (La Crescenta CA) Fossum Eric R. (La Crescenta CA) Nixon Robert H. (Shadow Hills CA), Digital parallel processor array for optimum path planning.
DeHon Andre ; Knight ; Jr. Thomas F. ; Tau Edward ; Bolotski Michael ; Eslick Ian ; Chen Derrick ; Brown Jeremy, Dynamically programmable gate array with multiple contexts.
Furtek Frederick C. ; Mason Martin T. ; Luking Robert B., Field programmable gate array having access to orthogonal and diagonal adjacent neighboring cells.
Agrawal Om P. (Los Altos CA) Ilgenstein Kerry A. (Austin TX), Flexible synchronous/asynchronous cell structure for a high density programmable logic device.
Ho Walford W. (Saratoga CA) Chen Chao-Chiang (Cupertino CA) Yang Yuk Y. (Foster City CA), Hierarchically-structured programmable logic array and system for interconnecting logic elements in the logic array.
Young Steven P. ; Chaudhary Kamal ; Bapat Shekhar ; Krishnamurthy Sridhar ; Costello Philip D., High speed bus with tree structure for selecting bus driver.
Evan Shabtai (Saratoga CA) Sander Wendell B. (Los Gatos CA), Input/output section for an intelligent cell which provides sensing, bidirectional communications and control.
Gilson Kent L. (255 N. Main St. ; Apt. 210 Salt Lake City UT 84115), Integrated circuit computing device comprising a dynamically configurable gate array having a microprocessor and reconfi.
Martin Vorbach DE; Robert Munch DE, Internal bus system for DFPS and units with two- or multi-dimensional programmable cell architectures, for managing large volumes of data with a high interconnection complexity.
Pechanek Gerald G. (Endwell NY) Vassiliadis Stamatis (Vestal NY) Delgado-Frias Jose G. (Vestal NY), Learning machine synapse processor system apparatus.
Galbraith Douglas C. (Fremont CA) El Gamal Abbas (Palo Alto CA) Greene Jonathan W. (Palo Alto CA), Logic module with configurable combinational and sequential blocks.
Norman Richard S.,CAX ITX J0E 2K0, Massively-parallel processor array with outputs from individual processors directly to an external device without involv.
Mirsky Ethan ; French Robert ; Eslick Ian, Method and apparatus for controlling configuration memory contexts of processing elements in a network of multiple cont.
Matter Eugene P. (Folsom CA) Sotoudeh Yahya S. (Santa Clara CA) Mathews Gregory S. (Boca Raton FL), Method and apparatus for independently stopping and restarting functional units.
Mirsky Ethan ; French Robert ; Eslick Ian, Method and apparatus for position independent reconfiguration in a network of multiple context processing elements.
Agarwal Ramesh C. (Yorktown Heights NY) Groves Randall D. (Austin TX) Gustavson Fred G. (Briarcliff Manor NY) Johnson Mark A. (Austin TX) Olsson Brett (Round Rock TX), Method and system for dynamically reconfiguring a register file in a vector processor.
Weisenborn Gerald M. (Ruckersville VA), Method for converting a programmable logic controller hardware configuration and corresponding control program for use o.
Pickett Scott K. (San Jose CA) Luich Thomas M. (Campbell CA) Swift ; IV Arthur L. (Welches OR), Method for operating a multiple page programmable logic device.
Bozler Carl O. ; Drangmeister Richard G. ; Parr Robert J. ; Kushner Lawrence J., Microelectro-mechanical system actuator device and reconfigurable circuits utilizing same.
Kolchinsky Alexander (Andover MA), Multibus sequential processor to perform in parallel a plurality of reconfigurable logic operations on a plurality of da.
Agrawal Om P. (San Jose CA) Landers George H. (Mountain View CA) Schmitz Nicholas A. (Cupertino CA) Moench Jerry D. (Austin TX) Ilgenstein Kerry A. (Austin TX), Multiple array high performance programmable logic device family.
Markkula ; Jr. Armas C. ; Sander Wendell B. ; Evan Shabtai ; Smith Stephen B. ; Twitty William B., Network and intelligent cell for providing sensing, bidirectional communications and control.
Watson James A. (Santa Clara CA) McClintock Cameron R. (Mountain View CA) Randhawa Hiten S. (Santa Clara CA) Li Ken M. (Santa Clara CA) Ahanin Bahram (Cupertino CA), PLD with selective inputs from local and global conductors.
Kato Hideki (Kawasaki JPX) Yoshizawa Hideki (Kawasaki JPX) Iciki Hiroki (Kawasaki JPX) Masumoto Daiki (Kawasaki JPX), Parallel data processing system using a plurality of processing elements to process data and a plurality of trays connec.
Kato Hideki (Kawasaki JPX) Yoshizawa Hideki (Kawasaki JPX) Iciki Hiroki (Kawasaki JPX) Masumoto Daiki (Kawasaki JPX), Parallel data processing system which efficiently performs matrix and neurocomputer operations, in a negligible data tra.
Holsztynski Wlodzimierz (Mountainview CA) Benton Richard W. (Altamonte Springs FL) Johnson W. Keith (Goleta CA) McNamara Robert A. (Orlando FL) Naeyaert Roger S. (Plano TX) Noden Douglas A. (Orlando , Parallel data processor.
Ewert Alfred P. (1088 Park Ave. New York NY 10022), Parallel digital processor including lateral transfer buses with interrupt switches to form bus interconnection segments.
Wilkinson Paul Amba ; Dieffenderfer James Warren ; Kogge Peter Michael ; Schoonover Nicholas Jerome, Parallel processing system having asynchronous SIMD processing.
Hillis W. Daniel (Brookline MA), Parallel processor including a processor array with plural data transfer arrangements including (1) a global router and.
Magar Surender S. (Colorado Springs CO) Fleming Michael E. (Colorado Springs CO) Shen Shannon N. (Colorado Springs CO) Kishavy Kevin M. (Colorado Springs CO) Furman Christopher D. (Colorado Springs C, Pipelined combination and vector signal processor.
Bock Gnther (Kmmersbruck DEX) Macht Helmut (Kmmersbruck DEX) Wombacher Christof (Amberg DEX) Prechtl Manfred (Nabburg DEX) Lengemann Andre (Edelsfeld DEX), Programmable control system including a logic module and a method for programming.
Kimura Junichi (Hachiouji JPX) Nejime Yoshito (Hachiouji JPX) Noguchi Kouji (Kokubunji JPX), Programmable digital signal processor for performing a plurality of signal processings.
Agrawal Om P. (San Jose CA) Wright Michael J. (Menlo Park CA) Shen Ju (San Jose CA), Programmable gate array device having cascaded means for function definition.
Agrawal Om P. (San Jose CA) Wright Michael J. (Menlo Park CA) Shen Ju (San Jose CA), Programmable gate array with improved interconnect structure, input/output structure and configurable logic block.
Yamaura Shinichi (Takarazuka JPX) Yasui Takashi (Toyonaka JPX) Yoshioka Keiichi (Sanda JPX), Programmable logic array and data processing unit using the same.
Leong William W. (San Francisco CA) Cliff Richard G. (Milpitas CA) McClintock Cameron (Mountain View CA), Programmable logic array device with grouped logic regions and three types of conductors.
Lytle Craig S. (Mountain View CA) Faria Donald F. (San Jose CA), Programmable logic array integrated circuit incorporating a first-in first-out memory.
Cliff Richard G. ; Cope L. Todd ; McClintock Cameron ; Leong William ; Watson James Allen ; Huang Joseph ; Ahanin Bahram ; Sung Chiakang ; Chang Wanli, Programmable logic array integrated circuits.
Cliff Richard G. (Milpitas CA) McClintock Cameron (Mountain View CA) Leong William (San Francisco CA), Programmable logic array integrated circuits with blocks of logic regions grouped into super-blocks.
Pedersen Bruce B. (Santa Clara CA) Cliff Richard G. (Santa Clara CA) Ahanin Bahram (Cupertino CA) Lytle Craig S. (Palo Alto CA) Heile Francis B. (Santa Clara CA) Veenstra Kerry S. (Concord CA), Programmable logic array with local and global conductors.
Ahanin Bahram (Cupertino CA) Balicki Janusz K. (San Jose CA) Kiani Khusrow (Oakland CA) Leong William (San Francisco CA) Li Ken-Ming (Santa Clara CA) Nouban Bezhad (Fremont CA), Programmable logic device having fast programmable logic array blocks and a central global interconnect array.
Hung Lawrence C. (Los Gatos CA) Erickson Charles R. (Fremont CA), Programmable logic device including a parallel input device for loading memory cells.
Trimberger Stephen M. ; Carberry Richard A. ; Johnson Robert Anders ; Wong Jennifer, Programmable logic device with hierarchical confiquration and state storage.
Gove Robert J. (Plano TX) Balmer Keith (Bedford GB2) Ing-Simmons Nicholas K. (Bedford TX GB2) Guttag Karl M. (Missouri City TX), Reconfigurable multi-processor operating in SIMD mode with one processor fetching instructions for use by remaining proc.
Trimberger Stephen M. (San Jose CA) Carberry Richard A. (Los Gatos CA) Johnson Robert A. (San Jose CA) Wong Jennifer (Fremont CA), Sequencer for a time multiplexed programmable logic device.
Wilkinson Paul Amba ; Dieffenderfer James Warren ; Kogge Peter Michael ; Schoonover Nicholas Jerome, Slide bus communication functions for SIMD/MIMD array processor.
Zandveld Frederik (Hulsberg NLX) Wendt Matthias (Wurselen DEX) Janssens Marcel D. (Palo Alto CA), Sparc RISC based computer system including a single chip processor with memory management and DMA units coupled to a DRA.
Feeney James W. (Endicott NY) Jabusch John D. (Endwell NY) Lusch Robert F. (Vestal NY) Olnowich Howard T. (Endwell NY) Wilhelm ; Jr. George W. (Endwell NY), Switch network extension of bus architecture.
Frankle Jon A. (San Jose CA) Chene Mon-Ren (Cupertino CA), Timing driven method for laying out a user\s circuit onto a programmable integrated circuit device.
Vorbach,Martin; M체nch,Robert, Internal bus system for DFPS and units with two-or multi-dimensional programmable cell architectures, for managing large volumes of data with a high interconnection complexity.
Vorbach,Martin; M체nch,Robert, Method of hierarchical caching of configuration data having dataflow processors and modules having two-or multidimensional programmable cell structure (FPGAs, DPGAs, etc.).
Vorbach, Martin, Parallel task operation in processor and reconfigurable coprocessor configured based on information in link list including termination information for synchronization.
Vorbach,Martin; M체nch,Robert, Process for automatic dynamic reloading of data flow processors (DFPS) and units with two-or three-dimensional programmable cell architectures (FPGAS, DPGAS, and the like).
Vorbach, Martin; Münch, Robert, Process for automatic dynamic reloading of data flow processors (DFPs) and units with two- or three-dimensional programmable cell architectures (FPGAs, DPGAs, and the like).
Vorbach, Martin; Münch, Robert, Processor chip for reconfigurable data processing, for processing numeric and logic operations and including function and interconnection control units.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.