$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Programmable multi-tasking memory management system 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G06F-012/00
출원번호 US-0443934 (1999-11-19)
발명자 / 주소
  • Elabd, Hammam
대리인 / 주소
    Pillsbury Winthrop LLP
인용정보 피인용 횟수 : 91  인용 특허 : 5

초록

A highly intelligent programmable multi-tasking memory management system manages memory requests associated with a system on chip (SOC) device. The memory management system includes a routing controller or central processing unit (RCPU) that is used for routing/switching stream data between communic

대표청구항

A highly intelligent programmable multi-tasking memory management system manages memory requests associated with a system on chip (SOC) device. The memory management system includes a routing controller or central processing unit (RCPU) that is used for routing/switching stream data between communic

이 특허에 인용된 특허 (5)

  1. Wilcox Christopher G. ; Baldwin Joseph F. ; Mendyke Xiaoli Y., Enhanced system management mode with nesting.
  2. Foster Eric M. ; Herndon Steven B. ; Ngai Chuck H., Memory interface for functional unit of integrated system allowing access to dedicated memory and shared memory, and speculative generation of lookahead fetch requests.
  3. Muthal Manish ; Shah Nilesh V. ; Bains Kuljit, Method and apparatus for providing concurrent access by a plurality of agents to a shared memory.
  4. Nelson Craig B. (Walla Walla WA), Quick change and easily identifiable nozzle construction for use in modular sprinkler assembly.
  5. Miller Michael Raymond ; McCardle ; II John Patrick ; Muhlada Michael Patrick ; Schaffer Mark Michael ; Starr Christopher Randall, System for asserting burst termination signal and burst complete signal one cycle prior to and during last cycle in fixed length burst transfers.

이 특허를 인용한 특허 (91)

  1. Seo, Yoon-bum; Hong, Keun-cheol, Apparatus and method for controlling memory interface.
  2. Srinivasan, Krishnan; Khazhakyan, Ruben; Aslanyan, Harutyan; Wingard, Drew E.; Chou, Chien-Chun, Apparatus and methods to concurrently perform per-thread as well as per-tag memory access scheduling within a thread and across two or more threads.
  3. Delano,Eric; Schoinas,Ioannis; Kumar,Akhilesh; Jayasimha,Doddaballapur Narasimha Murthy, Band configuration agent for link based computing system.
  4. Wood, Samuel F.; Klein, Jerry A.; Asprey, Margaret Susan, Branch calling and caller ID based call routing telephone features.
  5. Wood, Samuel F.; Klein, Jerry A.; Asprey, Margaret Susan, Branch calling and caller ID based call routing telephone features.
  6. Cory,Warren E., Channel bonding control logic architecture.
  7. Richardson, Stephen E.; Vondran, Gary; Siu, Stuart; Keltcher, Paul; Venkataraman, Shankar; Venkitakrishnan, Padmanabha; Ku, Joseph, Chip multiprocessor with multiple operating systems.
  8. Zaidi, S. Jauher A.; Ou, Michael; Adams, Lyle E.; Ramlaoui, Hussam I.; Mills, Billy D.; Bhagat, Robin, Chip-core framework for systems-on-a-chip.
  9. Reinig, Helmut; Sonntag, Soeren, Circuit arrangement, network-on-chip and method for transmitting information.
  10. Louzoun, Eliel; Ben-Shahar, Yifat, Communication between two embedded processors.
  11. Guthery, Scott Bates; Cronin, Mary Joanne Kiernan, Concurrent communication with multiple applications on a smart card.
  12. Jouppi, Norman Paul; Ranganathan, Parthasarathy, Control system for resource selection between or among conjoined-cores.
  13. Wood, Samuel F.; Klein, Jerry A.; Asprey, Margaret Susan, Controller for the intelligent interconnection of two communication networks, and method of use for same.
  14. Couvert, Patrice; Cauchy, Xavier; Philippe, Anthony; Ferroussat, Sėbastien, DMA controller, system on chip comprising such a DMA controller, method of interchanging data via such a DMA controller.
  15. Calvignac,Jean L.; Chang,Chih jen; Davis,Gordon T.; Verplanken,Fabrice J., DRAM access command queuing structure.
  16. Dunton, Randy R., Data flow processor.
  17. Bhesania, Firdosh K.; Slick, Glen T.; Aull, Randall E.; Maszak, Mark E., Device connection routing for controller.
  18. Bhesania, Firdosh K.; Slick, Glen T.; Aull, Randall E.; Maszak, Mark E., Device connection routing for controllers.
  19. Kammer, David, Efficient service registration for legacy applications in a bluetooth environment.
  20. Bergman, Gabriel A.; Goh, Christopher; Murr, Dan; Hudson, Patrick, HVAC controller having a network-based scheduling feature.
  21. Bergman, Gabriel A.; Liu, Neo, HVAC controller with wireless network based occupancy detection and control.
  22. Hobson, Richard F.; Ressl, Bill; Dyck, Allan R., Hierarchical bus structure and memory access protocol for multiprocessor systems.
  23. Hobson,Richard F.; Ressl,Bill; Dyck,Allan R., Hierarchical bus structure and memory access protocol for multiprocessor systems.
  24. Wingard, Drew E.; Chou, Chien-Chun; Hamilton, Stephen W.; Swarbrick, Ian Andrew; Vakilotojar, Vida, Interconnect implementing internal controls.
  25. Barth, Richard M.; Ware, Frederick A.; Stark, Donald C.; Hampel, Craig E.; Davis, Paul G.; Abhyankar, Abhijit M.; Gasbarro, James A.; Nguyen, David, Interface for a semiconductor memory device and method for controlling the interface.
  26. Wang, Feng; Gu, Shiqun; Kim, Jonghae; Nowak, Matthew Michael, Load balancing scheme in multiple channel DRAM systems.
  27. Bullock, Nathan; Bolohan, Matthew; Stewart, David Edward, Maintaining database transaction priority between web pages in the absence of direct communication between the pages.
  28. Rader,Sheila M.; Garani,Pradeep; Steininger,Franz; Lucas,Brian G., Memory access system including support for multiple bus widths.
  29. Davis, Paul G.; Ware, Frederick A.; Hampel, Craig E., Memory component having write operation with multiple time periods.
  30. Davis, Paul G.; Ware, Frederick A.; Hampel, Craig E., Memory component having write operation with multiple time periods.
  31. Barth, Richard M.; Ware, Frederick A.; Stark, Donald C.; Hampel, Craig E.; Davis, Paul G.; Abhyankar, Abhijit M.; Gasbarro, James A.; Nguyen, David, Memory controller for controlling write signaling.
  32. Davis,Paul G.; Ware,Frederick A.; Hampel,Craig E., Memory device with delayed issuance of internal write command.
  33. Hertwig, Axel; Bauer, Harald; Fawer, Urs; Lippens, Paul, Memory sharing arrangement for an integrated multiprocessor system.
  34. Davis, Paul G.; Ware, Frederick A.; Hampel, Craig E., Memory system and method for two step memory write operations.
  35. Davis,Paul G.; Ware,Frederick A.; Hampel,Craig E., Memory system and method for two step memory write operations.
  36. Davis,Paul G.; Ware,Frederick A.; Hampel,Craig E., Memory system and method for two step memory write operations.
  37. Davis, Paul G.; Ware, Frederick A.; Hampel, Craig E., Memory system and method for two step write operations.
  38. Barth, Richard M.; Ware, Frederick A.; Stark, Donald C.; Hampel, Craig E.; Davis, Paul G.; Abhyankar, Abhijit M.; Gasbarre, James A.; Nguyen, David, Memory write signaling and methods thereof.
  39. Yeluri, Sharada; Clark, Kevin; Ilislamloo, Shahriar; Lau, Chung, Merge systems and methods for transmit system interfaces.
  40. Yeluri, Sharada; Clark, Kevin; Ilislamloo, Shahriar; Lau, Chung, Merge systems and methods for transmit systems interfaces.
  41. Weber, Wolf-Dietrich; Chou, Chien-Chun; Wingard, Drew E., Method and apparatus for establishing a quality of service model.
  42. Petersen, Thomas A.; Vishin, Sanjay, Method and apparatus for global ordering to insure latency independent coherence.
  43. Petersen, Thomas A.; Vishin, Sanjay, Method and apparatus for global ordering to insure latency independent coherence.
  44. Barth, Richard M.; Ware, Frederick A.; Stark, Donald C.; Hampel, Craig E.; Davis, Paul G.; Abhyankar, Abhijit M.; Gasborro, James A.; Nguyen, David, Method and apparatus for indicating mask information.
  45. Wang, Feng; Kim, Jonghae, Method and apparatus for load-based prefetch access.
  46. Locatelli, Riccardo; Soulie, Michael; Giotta, Francesco; Guarrasi, Raffaele; Guarnaccia, Giuseppe, Method and apparatus for supporting reprogramming or reconfiguring.
  47. Whitby-Strevens, Colin; Johas Teener, Michael D., Methods and apparatus for bridged data transmission and protocol translation in a high serialized data system.
  48. Whitby-Strevens, Colin; Johas Teener, Michael, Methods and apparatus for bridged data transmission and protocol translation in a high-speed serialized data system.
  49. Whitby-Strevens, Colin; Johas Teener, Micheal D., Methods and apparatus for bridged data transmission and protocol translation in a high-speed serialized data system.
  50. Chou, Chien-Chun; Kamas, Alan, Methods and apparatuses for time annotated transaction level modeling.
  51. Filor,Lutz Gerhard Eduard, Multi-port processor architecture with bidirectional interfaces between busses.
  52. Reimer, Jay B.; Nguyen, Tai H.; Luo, Yi; Hopkins, Harland Glenn; Bui, Dan K.; McGonagle, Kevin A., Multicore DSP device having shared program memory with conditional write protection.
  53. Johnston, Cesar A.; Chiang, John M., Optical line termination in a passive optical network.
  54. Coffee,Clarence K.; Hartung,Eytan, Performing an N-bit write access to an M��N-bit-only peripheral.
  55. Johnston, Cesar A.; Chiang, John M., Processing architecture for passive optical network.
  56. Hobson, Richard F.; Ressl, Bill; Dyck, Allan R., Processor cluster architecture and associated parallel processing methods.
  57. Hobson, Richard F.; Ressl, Bill; Dyck, Allan R., Processor cluster architecture and associated parallel processing methods.
  58. Chandhoke, Sundeep, Programmable controller with multiple processors using a scanning architecture.
  59. Elabd, Hammam, Real time DSP load management system.
  60. Avraham, Meir; Inbar, Dan; Paz, Ziv, SDRAM memory device with an embedded NAND flash controller.
  61. Yan, Peter; Gatherer, Alan; Chandra, Alex Elisa; Mcfearin, Lee Dobson; Brown, Mark; Bhattacharya, Debashis; Yu, Fang; Chen, Xingfeng; Bei, Yan; Ning, Ke; Huang, Chushun; Sun, Tong; Chen, Xiaotao, Scalable autonomic message-transport with synchronization.
  62. Watanabe, Hiromi; Nakamoto, Takashi; Hatae, Hiroshi; Haruta, Junko; Hase, Masaru; Iwata, Kenichi; Yamada, Hiroshi; Okada, Yutaka, Signal processing circuit.
  63. Mowery, Keith R.; Harris, Willam F.; Jensen, Daniel G., Simplifying integrated circuits with a common communications bus.
  64. Schuster, Guido M.; Sidhu, Ikhlaq S.; Dean, Frederick D.; Bezaitis, Andrew, System and method for accessing radio programs using a data network telephone in a network based telecommunication system.
  65. Schuster, Guido M.; Sidhu, Ikhlaq S.; Mahler, Jerry J.; Dean, Frederick D.; Grabiec, Jacek A., System and method for advertising using data network telephone connections.
  66. Chandhoke, Sundeep, System and method for automatically updating the memory map of a programmable controller to customized hardware.
  67. Chandhoke,Sundeep, System and method for automatically updating the memory map of a programmable logic controller to customized hardware.
  68. Su, Hong Men; Liu, Yung Chung; Chiu, Chih Yung; Chen, Chung Hui, System and method for cache coherence.
  69. Schuster,Guido M.; Sidhu,Ikhlaq S.; Mahler,Jerry J.; Dean,Frederick D.; Grabiec,Jacek A., System and method for controlling telephone service using a wireless personal information device.
  70. Rau, Frank, System and method for high performance synchronous DRAM memory controller.
  71. Schuster, Guido M.; Sidhu, Ikhlaq S.; Bezaitis, Andrew; Gentles, Thomas, System and method for providing service provider configurations for telephones using a central server in a data network telephony system.
  72. Schuster, Guido M.; Sidhu, Ikhlaq S.; Mahler, Jerry J.; Dean, Frederick D.; Grabiec, Jacek A., System and method for providing telephone service having private branch exchange features in a voice-over-data network telephony system.
  73. Schuster, Guido M.; Grabiec, Jacek A.; Sidhu, Ikhlaq S.; Mahler, Jerry J., System and method for providing user-configured telephone service in a data network telephony system.
  74. Sidhu, Ikhlaq S.; Schuster, Guido M.; Dean, Frederick D.; Bezaitis, Andrew, System and method for providing user-configured telephone service in a data network telephony system.
  75. Schuster, Guido M.; Sidhu, Ikhlaq S.; Mahler, Jerry J.; Dean, Frederick D.; Grabiec, Jacek A., System and method for sharing computer screens over a telephony network.
  76. Hegde, Kiran; Huynh, Cuong; Brisbine, Patrick; Donaldson, Stuart, System for scheduling using an external calendaring service.
  77. Hegde, Kiran; Huynh, Cuong; Brisbine, Patrick; Donaldson, Stuart, System for scheduling using an external calendaring service.
  78. Hayter,Mark D.; Desai,Shailendra S.; Dobberpuhl,Daniel W.; Chui,Kwong Tak A., System on a chip for packet processing.
  79. Butcher,Lawrence; Northcutt,Duane; Schneider,Marc; Wall,Jerry; Hanko,James; Ruberg,Alan; Simha,Satyanarayana; Duboce,Michael E.; Srinivasan,Arvind, System-on-a-chip having an on-chip processor and an on-chip dynamic random access memory (DRAM).
  80. Wood, Samuel F.; Klein, Jerry A.; Asprey, Margaret Susan, Tandem access controller within the public switched telephone network.
  81. Wood, Samuel F.; Klein, Jerry A.; Asprey, Margaret Susan, Tandem access controller within the public switched telephone network.
  82. Wood, Samuel F.; Klein, Jerry A.; Asprey, Margaret Susan, Tandem access controller within the public switched telephone network.
  83. Wood, Samuel F.; Klein, Jerry A.; Asprey, Margaret Susan, Tandem access controller within the public switched telephone network.
  84. Alexanian, Herve Jacques; Chou, Chien Chun, Transaction co-validation across abstraction layers.
  85. Ansari, Ahmad R.; Appelbaum, Jeffery H.; Li, Kam-Wing; Murray, James J., Translation of commands in an interconnection of an embedded processor block core in an integrated circuit.
  86. Zaidi,S. Jauher A.; Ou,Michael; Adams,Lyle E.; Ramlaoui,Hussam I.; Mills,Billy D.; Bhagat,Robin, Unidirectional bus architecture for SoC applications.
  87. Srinivasan, Krishnan; Wingard, Drew E.; Vakilotojar, Vida; Chou, Chien-Chun, Various methods and apparatus for address tiling.
  88. Srinivasan, Krishnan; Wingard, Drew E.; Chou, Chien-Chun, Various methods and apparatus for address tiling and channel interleaving throughout the integrated system.
  89. Wingard, Drew E.; Chou, Chien-Chun; Hamilton, Stephen W.; Swarbrick, Ian Andrew; Vakilotojar, Vida, Various methods and apparatus for configurable mapping of address regions onto one or more aggregate targets.
  90. Wingard, Drew E.; Chou, Chien-Chun; Hamilton, Stephen W.; Swarbrick, Ian Andrew; Vakilotojar, Vida, Various methods and apparatus to support outstanding requests to multiple targets while maintaining transaction ordering.
  91. Wingard, Drew E.; Chou, Chien-Chun; Hamilton, Stephen W.; Swarbrick, Ian Andrew; Vakilotojar, Vida, Various methods and apparatus to support transactions whose data address sequence within that transaction crosses an interleaved channel address boundary.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로