$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Reconfigurable computing system and method and apparatus employing same 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G06F-003/00
출원번호 US-0232292 (1999-01-15)
발명자 / 주소
  • Ledzius, Robert C.
  • Flemmons, James L.
  • Maturo, Lawrence R.
출원인 / 주소
  • Quickflex Inc.
대리인 / 주소
    Vinson & Elkins L.L.P.
인용정보 피인용 횟수 : 128  인용 특허 : 13

초록 ▼

A reconfigurable computing system and method of use are provided for interfacing a plurality of application programs running on a host system to one or more hardware objects defined in one or more configuration files. The system includes reconfigurable computing circuitry comprising flexibly configu

대표청구항 ▼

A reconfigurable computing system and method of use are provided for interfacing a plurality of application programs running on a host system to one or more hardware objects defined in one or more configuration files. The system includes reconfigurable computing circuitry comprising flexibly configu

이 특허에 인용된 특허 (13)

  1. Tredennick Harry L. (Los Gatos CA) Van den Bout David E. (Apex NC), Baseboard and daughtercard apparatus for reconfigurable computing systems.
    상세보기
  2. Sharrit Paul ; Campini Edoardo ; Cornils Curtis L., Communicator having reconfigurable resources.
    상세보기
  3. McDermid William J. (Niwot CO), Interconnect bus system for use with self-configuring electronic circuit modules.
    상세보기
  4. Rhinehart Matthew G., Method of operating a motor vehicle management computer system.
    상세보기
  5. Taylor Brad (Oakland CA), Pld connector for module having configuration of either first PLD or second PLD and reconfigurable bus for communication.
    상세보기
  6. Peterson Thomas Lloyd, Pump tracking system.
    상세보기
  7. Rupp Charle R., Reconfigurable computer architecture for use in signal processing applications.
    상세보기
  8. Michelson Henry S. (North Andover MA), Reprogrammable PCMCIA card and method and apparatus employing same.
    상세보기
  9. Baxter Michael A., System and method for dynamically reconfigurable computing using a processing unit having changeable internal hardware.
    상세보기
  10. Davis Donald J. ; Bennett Toby D. ; Harris Jonathan C. ; Miller Ian D. ; Edwards Stephen G., System and method for programming the hardware of field programmable gate arrays (FPGAs) and related reconfiguration resources as if they were software by creating hardware objects.
    상세보기
  11. Taylor Brad (Oakland CA) Dowling Robert (Albany CA), System for compiling algorithmic language source code for implementation in programmable hardware.
    상세보기
  12. Mealey Bruce Gerard ; Swanberg Randal Craig ; Williams Michael Stephen, System for modifying functions of static device driver using a registered driver extension extended dynamically by prov.
    상세보기
  13. Taylor Brad (Oakland CA), Video processing module using a second programmable logic device which reconfigures a first programmable logic device fo.
    상세보기

이 특허를 인용한 특허 (128)

  1. Fallon, James J.; McErlain, Stephen J., Asymmetric data decompression systems.
    상세보기
  2. Fallon, James J.; McErlain, Stephen J., Asymmetric data decompression systems.
    상세보기
  3. Fallon, James J.; McErlain, Stephen J., Bandwidth sensitive data compression and decompression.
    상세보기
  4. Vorbach, Martin; Baumgarte, Volker; Ehlers, Gerd, Bus systems and reconfiguration methods.
    상세보기
  5. Vorbach, Martin, Chip including memory element storing higher level memory data on a page by page basis.
    상세보기
  6. Vorbach, Martin; Münch, Robert, Circuit having a multidimensional structure of configurable cells that include multi-bit-wide inputs and outputs.
    상세보기
  7. Vicente, John B.; Li, Hong C.; Yarvis, Mark D.; Blakley, James R., Cloud transformable device.
    상세보기
  8. Heller, Andrew; Thornton, Barry, Computer on a card with a remote human interface.
    상세보기
  9. Zievers, Peter J, Computing system with hardware scheduled reconfiguration mechanism and method of operation thereof.
    상세보기
  10. Vorbach, Martin; Nuckel, Armin, Configurable logic integrated circuit having a multidimensional structure of configurable elements.
    상세보기
  11. Vorbach, Martin; Nückel, Armin, Configurable logic integrated circuit having a multidimensional structure of configurable elements.
    상세보기
  12. Patterson,Cameron D., Core template package for creating run-time reconfigurable cores.
    상세보기
  13. Vanderhelm,Ronald John, Core wireless engine.
    상세보기
  14. Fallon, James J., Data compression systems and method.
    상세보기
  15. Fallon, James J., Data compression systems and methods.
    상세보기
  16. Fallon, James J., Data compression systems and methods.
    상세보기
  17. Fallon, James J., Data compression systems and methods.
    상세보기
  18. Fallon, James J., Data compression systems and methods.
    상세보기
  19. Fallon, James J., Data compression systems and methods.
    상세보기
  20. Fallon, James J., Data compression systems and methods.
    상세보기
  21. Fallon, James J., Data compression systems and methods.
    상세보기
  22. Fallon, James J., Data compression systems and methods.
    상세보기
  23. Fallon, James J.; Pickel, Paul F.; McErlain, Stephen J.; Melone, II, Carlton J., Data feed acceleration.
    상세보기
  24. Fallon, James J.; Pickel, Paul F.; McErlain, Stephen J.; Melone, II, Carlton J., Data feed acceleration.
    상세보기
  25. Vorbach, Martin; Thomas, Alexander, Data processing device and method.
    상세보기
  26. Vorbach, Martin; Thomas, Alexander, Data processing device and method.
    상세보기
  27. Vorbach, Martin; Thomas, Alexander, Data processing device and method.
    상세보기
  28. Vorbach, Martin; Becker, Jürgen; Weinhardt, Markus; Baumgarte, Volker; May, Frank, Data processing method and device.
    상세보기
  29. Vorbach, Martin; Becker, Jürgen; Weinhardt, Markus; Baumgarte, Volker; May, Frank, Data processing method and device.
    상세보기
  30. Vorbach, Martin; Becker, Jürgen; Weinhardt, Markus; Baumgarte, Volker; May, Frank, Data processing system having integrated pipelined array data processor.
    상세보기
  31. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens, Data processor chip with flexible bus system.
    상세보기
  32. Vorbach, Martin; Münch, Robert, Data processor having disabled cores.
    상세보기
  33. Lo Iacono, Daniele, Data processor unit for high-throughput wireless communications.
    상세보기
  34. Andrade,Hugo A.; Odom,Brian Keith; Butler,Cary Paul; Peck,Joseph E.; Petersen,Newton G., Debugging a program intended to execute on a reconfigurable device using a test feed-through configuration.
    상세보기
  35. Vorbach, Martin, Device including a field having function cells and information providing cells controlled by the function cells.
    상세보기
  36. Tomlinson, Brandon L.; Priest, Kevin R.; Sletteland, Branden H.; Frerking, Michael J.; Killham, Cheryl L.; Cain, Brian S.; McNamara, Jeffrey B.; Shelton, Greg L., Establishing secure initial state in a processing platform containing both high assurance security and safety-critical functions.
    상세보기
  37. Vorbach, Martin; May, Frank, Hardware definition method including determining whether to implement a function as hardware or software.
    상세보기
  38. Vorbach, Martin; Münch, Robert, I/O and memory bus system for DFPS and units with two- or multi-dimensional programmable cell architectures.
    상세보기
  39. Vorbach, Martin; Münch, Robert, I/O and memory bus system for DFPS and units with two- or multi-dimensional programmable cell architectures.
    상세보기
  40. Wang, Xiaolin; Wu, Qian; Marshall, Benjamin; Wang, Fugui; Pitarys, Gregory; Ning, Ke, Instruction set design, control and communication in programmable microprocessor cores and the like.
    상세보기
  41. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens, Logic cell array and bus system.
    상세보기
  42. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens, Logic cell array and bus system.
    상세보기
  43. Atta, Islam Mohamed Hatem Abdulfattah Mohamed; Pettey, Christopher Joseph; Bshara, Nafea; Khan, Asif; Davis, Mark Bradley; Tandon, Prateek, Logic repository service using encrypted configuration data.
    상세보기
  44. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens, Logical cell array and bus system.
    상세보기
  45. Lowry, Lee Edward; Vasudevan, Rajesh; Thurgood, Brent; Cox, Ryan; Grossbart, Zack; Street, William; Scheuber-Heinz, Volker Gunnar; Carter, Stephen R, Managing complex dependencies in a file-based team environment.
    상세보기
  46. Louzoun,Eliel; Twersky,Jacob; Ben Shahar,Yifat; Diamant,Nimrod, Managing firmware download.
    상세보기
  47. Walsh, Kevin K.; Gordon, Charles R.; Solheim, Paul R.; Reiland, Jerry D.; Musto, Robert D.; Bigelow, Duane R., Memory array with flash and random access memory and method therefor, reading data from the flash memory without storing the data in the random access memory.
    상세보기
  48. Cole,Terry Lynn; Gulick,Dale E.; Maleck,Timothy C.; Barth,Frank; Winkler,Joerg, Method and apparatus for configuring a peripheral bus.
    상세보기
  49. Vorbach, Martin; May, Frank; Nuckel, Armin, Method and device for processing data.
    상세보기
  50. Vorbach, Martin; May, Frank; Nuckel, Armin, Method and device for processing data.
    상세보기
  51. Vorbach, Martin, Method for debugging reconfigurable architectures.
    상세보기
  52. Vorbach, Martin, Method for debugging reconfigurable architectures.
    상세보기
  53. Vorbach, Martin; May, Frank; Nückel, Armin, Method for debugging reconfigurable architectures.
    상세보기
  54. Vorbach,Martin; May,Frank; N체ckel,Armin, Method for debugging reconfigurable architectures.
    상세보기
  55. Vorbach, Martin; Nückel, Armin, Method for interleaving a program over a plurality of cells.
    상세보기
  56. Vorbach, Martin; May, Frank; Weinhardt, Markus; Cardoso, Joao Manuel Paiva, Method for processing data.
    상세보기
  57. Vorbach, Martin; Nückel, Armin; May, Frank; Weinhardt, Markus; Cardoso, Joao Manuel Paiva, Method for processing data.
    상세보기
  58. Vorbach, Martin; May, Frank; Nückel, Armin, Method for the translation of programs for reconfigurable architectures.
    상세보기
  59. Wang, Xiaolin, Method of and apparatus and architecture for real time signal processing by switch-controlled programmable processor configuring and flexible pipeline and parallel processing.
    상세보기
  60. Thornton, Barry W., Method of operating a system of co-located computers and remote human interfaces.
    상세보기
  61. Vorbach, Martin; Baumgarte, Volker; May, Frank; Nuckel, Armin, Method of processing data with an array of data processors according to application ID.
    상세보기
  62. Vorbach, Martin; Munch, Robert M., Method of self-synchronization of configurable elements of a programmable module.
    상세보기
  63. Vorbach, Martin; Münch, Robert M., Method of self-synchronization of configurable elements of a programmable module.
    상세보기
  64. Vorbach, Martin; Münch, Robert M., Method of self-synchronization of configurable elements of a programmable module.
    상세보기
  65. Vorbach, Martin; Münch, Robert M., Method of self-synchronization of configurable elements of a programmable module.
    상세보기
  66. Vorbach, Martin; Baumgarte, Volker, Methods and devices for treating and processing data.
    상세보기
  67. Vorbach, Martin; Baumgarte, Volker, Methods and devices for treating and processing data.
    상세보기
  68. Vorbach, Martin; Baumgarte, Volker, Methods and devices for treating and processing data.
    상세보기
  69. Metlapalli, Kumar C., Methods and systems for computing platform.
    상세보기
  70. Vorbach, Martin; Baumgarte, Volker; May, Frank; Nuckel, Armin, Methods and systems for transferring data between a processing device and external devices.
    상세보기
  71. Fallon, James J.; Pickel, Paul F.; McErlain, Stephen J.; Melone, Carlton J., Methods for encoding and decoding data.
    상세보기
  72. Fallon, James J.; Pickel, Paul F.; McErlain, Stephen J.; Melone, II, Carlton J., Methods for encoding and decoding data.
    상세보기
  73. Fallon, James J.; Pickel, Paul F.; McErlain, Stephen J.; Melone, II, Carlton J., Methods for encoding and decoding data.
    상세보기
  74. Fallon, James J.; Pickel, Paul F.; McErlain, Stephen J.; Melone, II, Carlton J., Methods for encoding and decoding data.
    상세보기
  75. Wang, Xiaolin; Wu, Qian; Marshall, Benjamin; Wang, Fugui; Ning, Ke; Pitarys, Gregory, Microprocessor with highly configurable pipeline and executional unit internal hierarchal structures, optimizable for different types of computational functions.
    상세보기
  76. Hindman, George W., Mobile unit attached in a mobile environment that fully restricts access to data received via wireless signal to a separate computer in the mobile environment.
    상세보기
  77. Vorbach, Martin; Baumgarte, Volker; May, Frank; Nuckel, Armin, Multi-processor bus and cache interconnection system.
    상세보기
  78. Vorbach, Martin, Multi-processor with selectively interconnected memory units.
    상세보기
  79. Vorbach, Martin; Baumgarte, Volker, Multiprocessor having runtime adjustable clock and clock dependent power supply.
    상세보기
  80. Yim, Keun-soo; Yoo, Jeong-joon; Kim, Jeong-wook; Ryu, Soo-jung; Park, Jung-keun; Lee, Jae-don; Shin, Young-sam, Multitasking method and apparatus for reconfigurable array.
    상세보기
  81. Vorbach, Martin, Parallel task operation in processor and reconfigurable coprocessor configured based on information in link list including termination information for synchronization.
    상세보기
  82. Vorbach, Martin; Baumgarte, Volker; Ehlers, Gerd; May, Frank; Nückel, Armin, Pipeline configuration protocol and configuration unit communication.
    상세보기
  83. Vorbach, Martin; Baumgarte, Volker; Ehlers, Gerd; May, Frank; Nückel, Armin, Pipeline configuration protocol and configuration unit communication.
    상세보기
  84. Vorbach, Martin; Münch, Robert, Process for automatic dynamic reloading of data flow processors (DFPs) and units with two- or three-dimensional programmable cell architectures (FPGAs, DPGAs, and the like).
    상세보기
  85. Vorbach, Martin, Processor arrangement on a chip including data processing, memory, and interface elements.
    상세보기
  86. Vorbach, Martin; Münch, Robert, Processor chip for reconfigurable data processing, for processing numeric and logic operations and including function and interconnection control units.
    상세보기
  87. Vorbach, Martin; Nückel, Armin, Processor chip including a plurality of cache elements connected to a plurality of processor cores.
    상세보기
  88. Barnett,Philip C.; Green,Andy; Van Buskirk,Peter C., Programmable serial interface for a semiconductor circuit.
    상세보기
  89. Nguyen, Michael Anh, Reconfigurable communication interface and method therefor.
    상세보기
  90. Vorbach, Martin, Reconfigurable elements.
    상세보기
  91. Vorbach, Martin, Reconfigurable elements.
    상세보기
  92. Vorbach, Martin; Baumgarte, Volker, Reconfigurable general purpose processor having time restricted configurations.
    상세보기
  93. Vorbach, Martin, Reconfigurable sequencer structure.
    상세보기
  94. Vorbach, Martin, Reconfigurable sequencer structure.
    상세보기
  95. Vorbach, Martin, Reconfigurable sequencer structure.
    상세보기
  96. Vorbach, Martin, Reconfigurable sequencer structure.
    상세보기
  97. Shei,Sweyyan; Wang,Ming Yang; Chiu,Vincent; Ngui,Neu Choo, Resource board for emulation system.
    상세보기
  98. Vorbach, Martin; Bretz, Daniel, Router.
    상세보기
  99. Wenzl,Lauren B., Structure and method for controlling electronic devices.
    상세보기
  100. Fallon, James J.; Pickel, Paul F.; McErlain, Stephen J.; Melone, II, Carlton J., System and method for data compression.
    상세보기
  101. Fallon, James J.; Pickel, Paul F.; McErlain, Stephen J., System and method for data feed acceleration and encryption.
    상세보기
  102. Fallon, James J.; Pickel, Paul F.; McErlain, Stephen J.; Melone, Carlton W., System and method for data feed acceleration and encryption.
    상세보기
  103. Fallon, James J.; Buck, John; Pickel, Paul F.; McErlain, Stephen J., System and method for electrical boot-device-reset signals.
    상세보기
  104. Nollet, Vincent; Coene, Paul; Mignolet, Jean-Yves; Vernalde, Serge; Verkest, Diederik; Marescaux, Theodore; Bartic, Andrei, System and method for hardware-software multitasking on a reconfigurable computing platform.
    상세보기
  105. Bao, Zhendong; Outlaw, Michael Patrick, System and method for pervasive computing with a portable non-volatile memory device.
    상세보기
  106. Fallon, James J, System and methods for accelerated data storage and retrieval.
    상세보기
  107. Fallon, James J, System and methods for accelerated data storage and retrieval.
    상세보기
  108. Fallon, James J, System and methods for accelerated data storage and retrieval.
    상세보기
  109. Fallon, James J., System and methods for accelerated data storage and retrieval.
    상세보기
  110. Fallon, James J., System and methods for accelerated data storage and retrieval.
    상세보기
  111. Fallon, James J., System and methods for accelerated data storage and retrieval.
    상세보기
  112. Fallon, James J., System and methods for accelerated data storage and retrieval.
    상세보기
  113. Fallon, James J.; McErlain, Stephen J., System and methods for video and audio data distribution.
    상세보기
  114. Fallon, James J.; McErlain, Stephen J., System and methods for video and audio data distribution.
    상세보기
  115. Fallon, James J.; McErlain, Stephen J., System and methods for video and audio data distribution.
    상세보기
  116. Fallon, James J.; McErlain, Stephen J., System and methods for video and audio data distribution.
    상세보기
  117. Thornton,Barry, System of co-located computers in a framework including removable function modules for adding modular functionality.
    상세보기
  118. Fallon, James J.; Buck, John; Pickel, Paul F.; McErlain, Stephen J., Systems and methods for accelerated loading of operating systems and application programs.
    상세보기
  119. Fallon, James J.; Buck, John; Pickel, Paul F.; McErlain, Stephen J., Systems and methods for accelerated loading of operating systems and application programs.
    상세보기
  120. Fallon, James J.; Buck, John; Pickel, Paul F.; McErlain, Stephen J., Systems and methods for accelerated loading of operating systems and application programs.
    상세보기
  121. Fallon, James J.; Pickel, Paul F.; McErlain, Stephen J., Systems and methods for data block decompression.
    상세보기
  122. Peric, Sinisa; Callahan, III, Thomas F.; Cellucci, Richard Louis, Systems and methods for managing reconfigurable integrated circuit applications on a radiofrequency transceiver device.
    상세보기
  123. Fallon, James J.; McErlain, Stephen J., Systems and methods for video and audio data storage and distribution.
    상세보기
  124. Fallon, James J.; McErlain, Stephen J., Systems and methods for video and audio data storage and distribution.
    상세보기
  125. Ilic, Kosta; Blasig, Dustyn K., Testing a graphical program intended for a programmable hardware element.
    상세보기
  126. Fallon, James J.; McErlain, Stephen J., Video data compression systems.
    상세보기
  127. Chen, Song; Hesky, Kenneth M.; Joag, Raju R.; Medlock, Joel D.; Woodthorpe, Christopher C., Virtual machine interface for hardware reconfigurable and software programmable processors.
    상세보기
  128. Chen, Song; Hesky, Kenneth M.; Joag, Raju R.; Medlock, Joel D.; Woodthorpe, Christopher C., Virtual machine interface for hardware reconfigurable and software programmable processors.
    상세보기

관련 콘텐츠

섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로