$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Method and apparatus for multiplexing hardware performance indicators 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G21C-017/00
출원번호 US-0556441 (2000-04-24)
발명자 / 주소
  • Week, Jeremy
출원인 / 주소
  • Sun Microsystems, Inc.
인용정보 피인용 횟수 : 67  인용 특허 : 66

초록

In accordance with methods and systems consistent with the present invention, an improved processor performance instrumentation system is provided that allows a software tester to measure more performance indicators than there are hardware counters during a single execution of a tested program. The

대표청구항

In accordance with methods and systems consistent with the present invention, an improved processor performance instrumentation system is provided that allows a software tester to measure more performance indicators than there are hardware counters during a single execution of a tested program. The

이 특허에 인용된 특허 (66)

  1. Jibbe Mahmoud K., Alterable scripting tool and method.
  2. Bates Cary Lee ; Day Paul Reuben, Apparatus, program product and method of debugging utilizing a context sensitive breakpoint.
  3. Iizawa Atsushi (Tokyo JPX) Shirota Yukari (Saitama CA JPX) Pizano Arturo (Milpitas CA), Automatic interface layout generator for database systems.
  4. Kunioka Michiko,JPX, Batch execution control programming device and method.
  5. Carver Timothy M., Compiler tool set for efficiently generating and easily managing multiple program versions of different types.
  6. Henzinger Monika Hildegard ; Leung Shun-Tak Albert ; Sites Richard L. ; Vandevoorde Mark T. ; Weihl William Edward, Computer method and apparatus for analyzing program instructions executing in a computer system.
  7. Kummer David A. (Thousand Oaks CA) Rumer Robert T. (Camarillo CA), Computer system including a write protection circuit for preventing illegal write operations and a write poster with imp.
  8. Larson Brian Ralph, Dance/multitude concurrent computation.
  9. Holt Nicholas P. (Padfield GB3), Data processing system for handling multiple independent data-driven instruction streams.
  10. Ottensooser Avner Benjamin,AUX, Determination of software functionality.
  11. Brady James Thomas ; Finney Damon W. ; Hartung Michael Howard ; Ko Michael Anthony ; Mendelsohn Noah R. ; Menon Jaishankar Moothedath ; Nowlen David R., Dynamic memory allocation that enalbes efficient use of buffer pool memory segments.
  12. Hanna Christine Beth ; Levin Roy, Efficient method and apparatus for compiling and linking modules of computer code in a large software system.
  13. McInerney Peter J. (Cupertino CA) Bianchi Curtis A. (Saratoga CA), Engineering system for modeling computer programs.
  14. Rust Scott ; Bellin Jon ; Grey James, Instrumentation system and method including an improved driver software architecture.
  15. Bird Ronald W. (Kent WA) Shaffer David K. (Seattle WA), Integrated certification-calibration system for a testing system having multiple test instruments.
  16. Levin Roy (Palo Alto CA) Hanna Christine B. (Woodside CA), Language scoping for modular, flexible, concise, configuration descriptions.
  17. Demers Alan J. ; Frederick Ronald A. ; Jacobi Christian P. ; Kantarjiev Christopher A. ; Krivacic Robert T. ; Weiser Mark D., Local inking with gray pixels.
  18. Scales Daniel J. ; Gharachorloo Kourosh, Lock-up free data sharing.
  19. Albonesi David H., Mechanism for dynamically adapting the complexity of a microprocessor.
  20. Olnowich Howard Thomas, Memory controller for controlling memory accesses across networks in distributed shared memory processing systems.
  21. Krusche Stefan,DEX ; Lukas Dirk,DEX ; Sommer Gerhard,DEX, Memory management system of a computer system.
  22. Ault Donald F. ; Fischer John F. ; Miller Eric T., Method and apparatus for allocating and freeing storage utilizing multiple tiers of storage organization.
  23. Schofield Andrew,CHX, Method and apparatus for asynchronously calling and implementing objects.
  24. Eustace Robert A. (Redwood City CA) Monier Louis (Redwood City CA), Method and apparatus for checking validity of memory operations.
  25. Fromme Brian D. (Fort Collins CO), Method and apparatus for computer program encapsulation.
  26. Schofield Andrew,CHX, Method and apparatus for describing an interface definition language-defined interface, operation, and data type.
  27. Sturges Jay ; Hibdon Greg, Method and apparatus for dynamic memory management by association of free memory blocks using a binary tree organized in.
  28. Rodgers Scott D. (Hillsboro OR) Tiruvallur Keshavan K. (Hillsboro OR) Rhodehamel Michael W. (Beaverton OR) Konigsfeld Kris G. (Portland OR) Glew Andrew F. (Hillsboro OR) Akkary Haitham (Portland OR) , Method and apparatus for performing operations based upon the addresses of microinstructions.
  29. Hecker Mark Bennett, Method and apparatus for shared memory cleanup.
  30. Lawrence Roger P. (Cupertino CA) Dance John R. (Cupertino CA), Method and apparatus of incrementally linking components of a modeled computer program.
  31. Whitten Thomas G., Method and computer program product for generating a computer program product test that includes an optimized set of co.
  32. Perkins David Theodore ; Foster Gregory Allen, Method and system for compiling management information base specifications.
  33. Larsen Troy Dale ; Randolph Jack Chris ; Wottreng Andrew Henry, Method and system for performance per-thread monitoring in a multithreaded processor.
  34. Christopher ; Jr. Kenneth W. (Lighthouse Point FL) Huynh Khoa D. (Miami FL) Roarabaugh Virginia M. (Boca Raton FL) Waldron ; III Theodore C. (Sunrise FL), Method and system for utilizing benign fault occurrence to measure interrupt-blocking times.
  35. Ishizaki Kazuaki,JPX ; Komatsu Hideaki,JPX ; Ogasawara Takeshi,JPX, Method for executing communication between processors in parallel computer.
  36. Walls Keith G. (P.O. Box 771 Hudson NH 03051-0771), Method for improving the performance of dynamic memory allocation by removing small memory fragments from the memory poo.
  37. Ghahramani Bahador, Method for measuring the usability of a system and for task analysis and re-engineering.
  38. Kolawa Adam K. ; Salvador Roman,ESX ; Hicken Wendell T. ; Strickland Bryan R., Method using a computer for automatically instrumenting a computer program for dynamic debugging.
  39. Richardson John L., Method, system and computer program product for profiling thread virtual memory accesses.
  40. Paul Hinker ; Shaun Dennie, Methods, apparatus, and articles of manufacture for analyzing memory use.
  41. Kyle David G. ; Lee Sherman, Microprocessor with automatic name generation including performance indication.
  42. Notess Mark H. (Ft. Collins CO) Warren Scott J. (Timnath CO) Heiserman Tammy (Ft. Collins CO) Kingdom Michael A. (Loveland CO), Object-action user interface management system.
  43. Thompson John Alan, Object-oriented method and apparatus for creating a makefile.
  44. De Borst Jeroen,DEX ITX 61348 ; Bonham Peter,DEX ITX 61352 ; Erlenkoetter Ansgar,DEX ITX 61267 ; Schofield Andrew,DEX ITX CH-6330 ; Kaeser Reto,CHX ITX Ch-8968, Object-oriented method and apparatus for information delivery.
  45. Levine Frank Eliot ; Roth Charles Philip ; Welbon Edward Hugh, Performance monitor and method for performance monitoring within a data processing system.
  46. Flynn William Thomas ; Randolph Jack Chris ; Larsen Troy Dale, Performance monitoring of thread switch events in a multithreaded processor.
  47. Nikhil Rishiyur S. (Arlington MA) Arvind (Arlington MA), Pipelined processor with fork, join, and start instructions using tokens to indicate the next instruction for each of mu.
  48. Heisch Randall Ray (Austin TX), Profile-based optimizing postprocessors for data references.
  49. Fromm Eric C., Recursive address centrifuge for distributed memory massively parallel processing systems.
  50. Stubbs David D. (Portland OR), Signal viewing instrumentation control system.
  51. Rao G. R. Mohan, Single chip controller-memory device including feature-selectable bank I/O and architecture and methods suitable for implementing the same.
  52. Boyle Douglas B. ; Koford James S. ; Jones Edwin R. ; Scepanovic Ranko ; Rostoker Michael D., Single chip integrated circuit distributed shared memory (DSM) and communications nodes.
  53. Poulsen David K. ; Petersen Paul M. ; Shah Sanjiv M., Software implemented method for automatically validating the correctness of parallel computer programs.
  54. Heisch Randall Ray, System and method for acquiring high granularity performance data in a computer system.
  55. Mitchell Bob ; Andrade Hugo ; Pathak Jogen ; DeKey Samson ; Shah Abhay ; Brower Todd, System and method for creating resources in an instrumentation system.
  56. Chen James N. (Austin TX) Ross Joseph C. (Georgetown TX), System and method for maintaining performance data in a data processing system.
  57. Chen Yih-Farn Robin (Bridgewater NJ) Rosenblum David Samuel (Maplewood NJ) Vo Kiem-Phong (Berkeley Heights NJ), System and method for selecting test units to be re-run in software regression testing.
  58. Brooks Gary S., System and methods for performing cache latency diagnostics in scalable parallel processing architectures including calculating CPU idle time and counting number of cache misses.
  59. Lane Harriet, Technology regression and verification acceptance method.
  60. Ranganathan Kumar, Thread performance analysis by monitoring processor performance event registers at thread switch.
  61. Kim Thomas Dongsuk ; Hawthorne Seth Gordon ; Kosinski Joseph Stanley, Tool and method for diagnosing and correcting errors in a computer program.
  62. Allen Larry W. (Cambridge MA) Fernandez Gary L. (Concord MA) Kane Kenneth P. (Acton MA) Leblang David B. (Wayland MA) Minard Debra A. (Newton MA) McLean ; Jr. Gordon D. (Brookline MA), Version control system for geographically distributed software development.
  63. Noel Karen Lee ; Harvey Michael Seward, Virtual memory allocation in a virtual address space having an inaccessible gap.
  64. Noel Karen Lee ; Harvey Michael Seward, Virtual memory allocation in a virtual address space having an inaccessible gap.
  65. Snider Gregory S., Virtually reliable shared memory.
  66. Robinson Gordon D. (Fareham GBX) Smith Brian D. V. (Southampton GBX), Visual display logic simulation system.

이 특허를 인용한 특허 (67)

  1. Tremaine, Robert B., Computer memory system for selecting memory buses according to physical memory organization information stored in virtual address translation tables.
  2. Adkisson,Richard W., Coverage circuit for performance counter.
  3. Adkisson,Richard W., Coverage decoder circuit for performance counter.
  4. Adkisson,Richard W.; Johnson,Tyler; Gostin,Gary B., Data selection circuit for performance counter.
  5. Adkisson,Richard W.; Gostin,Gary B., Decoded match circuit for performance counter.
  6. Tremaine,Robert B., Design structure for selecting memory busses according to physical memory organization information stored in virtual address translation tables.
  7. Adkisson, Richard W.; Johnson, Tyler, Duration minimum and maximum circuit for performance counter.
  8. Adkisson,Richard W.; Johnson,Tyler, General purpose performance counter.
  9. Hazelzet,Bruce G., High density high reliability memory module with a fault tolerant address and command bus.
  10. Hazelzet, Bruce G., High density high reliability memory module with power gating and a fault tolerant address and command bus.
  11. Hazelzet, Bruce G., High density high reliability memory module with power gating and a fault tolerant address and command bus.
  12. Chase, Harold W.; Ghiasi, Soraya; Floyd, Michael Stephen; Friedrich, Joshua David; Hartman, Steven Paul; James, Norman Karl; Ware, Malcolm Scott; Willaman, Richard L., Identifying deterministic performance boost capability of a computer system.
  13. Adkisson,Richard W., Increment/decrement circuit for performance counter.
  14. Adkisson,Richard W.; Johnson,Tyler, Match circuit for performance counter.
  15. Adkisson,Richard W., Match circuit for performing pattern recognition in a performance counter.
  16. Gower, Kevin C.; Kark, Kevin W.; Kellogg, Mark W.; Maule, Warren E., Memory subsystem with positional read data latency.
  17. Coteus, Paul W.; Gower, Kevin C.; Maule, Warren E.; Tremaine, Robert B., Method and system for providing frame start indication in a memory system having indeterminate read data latency.
  18. Coteus, Paul W.; Gower, Kevin C.; Maule, Warren E.; Tremaine, Robert B., Method and system for providing identification tags in a memory system having indeterminate data response times.
  19. Tremaine, Robert B., Method for selecting memory busses according to physical memory organization information associated with virtual address translation tables.
  20. Flachs, Victor; Tasher, Nir; Peled, Nimrod; Shamis, Leonid; Mayer, Shani, Non-intrusive debug port interface.
  21. Adkisson, Richard W.; Johnson, Tyler, Performance monitoring system.
  22. Luff, Edwin F.; Platsidakis, Michael, Polymorphic automatic test systems and methods.
  23. Luff, Edwin F.; Platsidakis, Michael, Polymorphic automatic test systems and methods.
  24. Indukuru, Venkat Rajeev; Mericas, Alexander Erik, Processor core having a saturating event counter for making performance measurements.
  25. Coteus, Paul W.; Gower, Kevin C.; Maule, Warren E.; Tremaine, Robert B., Providing frame start indication in a memory system having indeterminate read data latency.
  26. Coteus, Paul W.; Gower, Kevin C.; Maule, Warren E.; Tremaine, Robert B., Providing frame start indication in a memory system having indeterminate read data latency.
  27. Coteus, Paul W.; Gower, Kevin C.; Maule, Warren E.; Tremaine, Robert B., Providing indeterminate read data latency in a memory system.
  28. Gower, Kevin C.; Maule, Warren E.; Saalmueller, Juergen, Service interface to a memory system.
  29. Adkisson,Richard, Start/stop circuit for performance counter.
  30. Johnson,Tyler J., System and method for detecting an edge of a data signal.
  31. Gower, Kevin C.; Maule, Warren E., System, method and storage medium for a memory subsystem command interface.
  32. Gower,Kevin C.; Maule,Warren E., System, method and storage medium for a memory subsystem command interface.
  33. Gower,Kevin C.; Maule,Warren E., System, method and storage medium for a memory subsystem command interface.
  34. Gower,Kevin C.; Kark,Kevin W.; Kellogg,Mark W.; Maule,Warren E., System, method and storage medium for a memory subsystem with positional read data latency.
  35. Gower, Kevin C.; Kellogg, Mark W., System, method and storage medium for a multi-mode memory buffer device.
  36. Gower,Kevin C.; Kellogg,Mark W., System, method and storage medium for a multi-mode memory buffer device.
  37. Ferraiolo, Frank D.; Gower, Kevin C., System, method and storage medium for bus calibration in a memory subsystem.
  38. Ferraiolo,Frank D.; Gower,Kevin C., System, method and storage medium for bus calibration in a memory subsystem.
  39. Ferraiolo,Frank D.; Gower,Kevin C.; Schmatz,Martin L., System, method and storage medium for deriving clocks in a memory system.
  40. Cowell,Thomas M.; Gower,Kevin C.; LaPietra,Frank, System, method and storage medium for providing a high speed test interface to a memory subsystem.
  41. Cowell,Thomas M.; Gower,Kevin C.; LaPietra,Frank, System, method and storage medium for providing a high speed test interface to a memory subsystem.
  42. Gower, Kevin C.; Kark, Kevin W.; Kellogg, Mark W.; Maule, Warren E., System, method and storage medium for providing a serialized memory interface with a bus repeater.
  43. Gower,Kevin C.; Kark,Kevin W.; Kellogg,Mark W.; Maule,Warren E., System, method and storage medium for providing a serialized memory interface with a bus repeater.
  44. Gower,Kevin C.; Maule,Warren E.; Saalmueller,Juergen, System, method and storage medium for providing a service interface to a memory system.
  45. Gower,Kevin C.; Kellogg,Mark W.; Maule,Warren E.; Smith, III,Thomas B.; Tremaine,Robert B., System, method and storage medium for providing data caching and data compression in a memory subsystem.
  46. Gower,Kevin C.; Kellogg,Mark W.; Maule,Warren E.; Smith, III,Thomas B.; Tremaine,Robert B., System, method and storage medium for providing data caching and data compression in a memory subsystem.
  47. Gower,Kevin C.; Kellogg,Mark W.; Maule,Warren E.; Smith, III,Thomas B.; Tremaine,Robert B., System, method and storage medium for providing data caching and data compression in a memory subsystem.
  48. Dell, Timothy J.; Gower, Kevin C.; Maule, Warren E., System, method and storage medium for providing fault detection and correction in a memory subsystem.
  49. Dell, Timothy J.; Gower, Kevin C.; Maule, Warren E., System, method and storage medium for providing fault detection and correction in a memory subsystem.
  50. Dell,Timothy J.; Gower,Kevin C.; Maule,Warren E., System, method and storage medium for providing fault detection and correction in a memory subsystem.
  51. Dell, Timothy J.; Ferraiolo, Frank D.; Gower, Kevin C.; Kark, Kevin W.; Kellogg, Mark W.; Maule, Warren E., System, method and storage medium for providing segment level sparing.
  52. Cowell,Thomas M.; Ferraiolo,Frank D.; Gower,Kevin C.; LaPietra,Frank, System, method and storage medium for testing a memory module.
  53. Cowell,Thomas M.; Ferriaolo,Frank D.; Gower,Kevin C.; LaPietra,Frank, System, method and storage medium for testing a memory module.
  54. Dell, Timothy J.; Lastras-Montano, Luis A., Systems and methods for improving serviceability of a memory system.
  55. Brittain, Mark A.; Maule, Warren E.; Rajamani, Karthick; Retter, Eric E.; Tremaine, Robert B., Systems and methods for memory module power management.
  56. Gower, Kevin C.; VanStee, Dustin J., Systems and methods for providing a dynamic memory bank page policy.
  57. Gower, Kevin C.; Griffin, Thomas J.; VanStee, Dustin J., Systems and methods for providing collision detection in a memory system.
  58. Tremaine, Robert B., Systems and methods for providing data modification operations in memory subsystems.
  59. Gower, Kevin C.; Tremaine, Robert B., Systems and methods for providing distributed autonomous power management in a memory system.
  60. Gower, Kevin C.; Maule, Warren E.; Tremaine, Robert B., Systems and methods for providing distributed technology independent memory controllers.
  61. VanStee, Dustin J.; Gower, Kevin C., Systems and methods for providing dynamic memory pre-fetch.
  62. Coteus, Paul W.; Maule, Warren E.; Seminaro, Edward J.; Tremaine, Robert B., Systems and methods for providing memory modules with multiple hub devices.
  63. Gower,Kevin C.; Love,Carl E.; VanStee,Dustin J., Systems and methods for providing performance monitoring in a memory system.
  64. Tremaine, Robert B., Systems and methods for providing remote pre-fetch buffers.
  65. Floyd, Michael S.; Ghiasi, Soraya; Keller, Jr., Thomas W.; Rajamani, Karthick; Rawson, III, Freeman Leigh; Rubio, Juan C., Weighted event counting system and method for processor performance measurements.
  66. Floyd,Michael S.; Ghiasi,Soraya; Keller, Jr.,Thomas W.; Rajamani,Karthick; Rawson, III,Freeman Leigh; Rubio,Juan C., Weighted event counting system and method for processor performance measurements.
  67. Adkisson,Richard W.; Johnson,Tyler, Zeroing circuit for performance counter.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로